{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T14:57:01Z","timestamp":1761058621389},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Comput Sci Technol"],"published-print":{"date-parts":[[2007,1]]},"DOI":"10.1007\/s11390-007-9001-2","type":"journal-article","created":{"date-parts":[[2007,2,9]],"date-time":"2007-02-09T18:31:12Z","timestamp":1171045872000},"page":"15-24","source":"Crossref","is-referenced-by-count":3,"title":["An Energy-Efficient Instruction Scheduler Design with Two-Level Shelving and Adaptive Banking"],"prefix":"10.1007","volume":"22","author":[{"given":"Yu-Lai","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Xian-Feng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,2,14]]},"reference":[{"key":"9001_CR1","doi-asserted-by":"crossref","unstructured":"Gowan M K, Biro L L, Jackson D B. Power considerations in the design of the Alpha 21264 microprocessor. In Proc. 35th ACM\/IEEE Design Automation Conf., San Francisco, California, June, 1998, pp. 726\u2013731.","DOI":"10.1145\/277044.277226"},{"key":"9001_CR2","unstructured":"Wilcox K, Manne S. Alpha processors: A history of power issues and a look to the future. In Cool-Chips Tutorial During 32nd Int. Symp. Microarchitecture, Haifa, Israel, 1999."},{"key":"9001_CR3","doi-asserted-by":"crossref","unstructured":"Folegnani D, Gonz\u00e1lez A. Energy-effective issue logic. In Proc. 28th Int. Symp. Computer Architecture, Goteberg, Sweden, June 30\u2013July 4, 2001, pp. 230\u2013239.","DOI":"10.1145\/379240.379266"},{"key":"9001_CR4","doi-asserted-by":"crossref","unstructured":"Ernst D, Austin T. Efficient dynamic scheduling through tag elimination. In Proc. 29th Int. Symp. Computer Architecture, Anchorage, Alaska, May 25\u201329, 2002, pp. 37\u201346.","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"9001_CR5","doi-asserted-by":"crossref","unstructured":"Albonesi D. Dynamic IPC\/clock rate optimization. In Proc. 25th Int. Symp. Computer Architecture, Barcelona, Spain, June 27\u2013July 1, 1998, pp. 282\u2013292.","DOI":"10.1109\/ISCA.1998.694788"},{"key":"9001_CR6","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu A et al. A circuit level implementation of an adaptive issue queue for power-aware microprocessors. In Proc. 11th Great Lakes Symp. VLSI Design, West Lafayette, Indiana, 2001, pp. 73\u201378.","DOI":"10.1145\/368122.368807"},{"key":"9001_CR7","doi-asserted-by":"crossref","unstructured":"Dropsho S et al. Integrating adaptive on-chip storage structures for reduced dynamic power. In Proc. 11th Int. Conf. Parallel Architectures and Compilation Techniques, Charlottesville, Virginia, Sept. 22\u201325, 2002, pp. 141\u2013152.","DOI":"10.1109\/PACT.2002.1106013"},{"key":"9001_CR8","unstructured":"J Sharky, Dmitry V Ponomarev. Efficient instruction schedulers for SMT processors. In Proc. 12th Int. Symp. High-Performance Computer Architecture, Austin, Texas, Feb. 11\u201315, 2006, pp. 288\u2013298."},{"key":"9001_CR9","doi-asserted-by":"crossref","unstructured":"Palacharla S, Jouppi N P, Smith J E. Complexity-effective superscalar processors. In Proc. 24th Int. Symp. Computer Architecture, Denver, Colorado, June 2\u20134, 1997, pp. 206\u2013218.","DOI":"10.1145\/384286.264201"},{"key":"9001_CR10","doi-asserted-by":"crossref","unstructured":"Lebeck A R et al. A large, fast instruction window for tolerating cache misses. In Proc. 29th Int. Symp. Computer Architecture, Anchorage, Alaska, May 25\u201329, 2002, pp. 59\u201370.","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"9001_CR11","doi-asserted-by":"crossref","unstructured":"Brooks D, Tiwari V, Martonosi M. Wattch: A framework for architectural-level power analysis and optimization. In Proc. 27th Int. Symp. Computer Architecture, Vancouver, British Columbia, Canada, June 5\u20139, 2000, pp. 83\u201394.","DOI":"10.1145\/339647.339657"},{"key":"9001_CR12","unstructured":"Sharkey J. M-Sim: A flexible, multi-threaded simulation environment. Technical Report CS-TR-05-DP1, Dept. of CS, SUNY Binghamton, 2005."},{"key":"9001_CR13","doi-asserted-by":"crossref","unstructured":"Burger D, Austin T. The SimpleScalar tool set: Version 2.0. Technical Report. Dept. of CS, Univ. of Wisconsin-Madison, June 1997.","DOI":"10.1145\/268806.268810"},{"key":"9001_CR14","doi-asserted-by":"crossref","unstructured":"Sherwood T, Perelman E, Hamerly G, Calder B. Automatically characterizing large scale program behavior. In Proc. 10th Int. Conf. Architectural Support for Programming Languages and Operating Systems, San Jose, USA, 2002, pp. 45\u201357.","DOI":"10.1145\/605397.605403"},{"issue":"5","key":"9001_CR15","doi-asserted-by":"crossref","first-page":"789","DOI":"10.1109\/TVLSI.2003.814321","volume":"11","author":"D Ponomarev","year":"2003","unstructured":"Ponomarev D et al. Energy-efficient issue queue design. IEEE Trans. Very Large Scale Integration Systems, 2003, 11(5): 789\u2013800.","journal-title":"IEEE Trans. Very Large Scale Integration Systems"},{"issue":"3","key":"9001_CR16","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/12.910816","volume":"50","author":"V Victor","year":"2001","unstructured":"Victor V Zuyban, Peter M Kogge. Inherently lower-power high-performance superscalar architectures. IEEE Trans. Computers, 2001, 50(3): 268\u2013285.","journal-title":"IEEE Trans. Computers"},{"key":"9001_CR17","doi-asserted-by":"crossref","unstructured":"Brown M, Stark J, Patt Y. Select-free instruction scheduling logic. In Proc. 34th Int. Symp. Microarchitecture, Istanbul, Turkey, December 1\u20135, 2001, pp. 204\u2013213.","DOI":"10.1109\/MICRO.2001.991119"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-007-9001-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-007-9001-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-007-9001-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T14:32:38Z","timestamp":1559399558000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-007-9001-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,1]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,1]]}},"alternative-id":["9001"],"URL":"https:\/\/doi.org\/10.1007\/s11390-007-9001-2","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,1]]}}}