{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T11:15:00Z","timestamp":1649070900709},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2007,9,1]],"date-time":"2007-09-01T00:00:00Z","timestamp":1188604800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Comput Sci Technol"],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1007\/s11390-007-9092-9","type":"journal-article","created":{"date-parts":[[2007,9,17]],"date-time":"2007-09-17T20:53:36Z","timestamp":1190062416000},"page":"653-660","source":"Crossref","is-referenced-by-count":0,"title":["A Yield-Driven Gridless Router"],"prefix":"10.1007","volume":"22","author":[{"given":"Qiang","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Ci","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duo","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xian-Long","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,9,25]]},"reference":[{"issue":"2","key":"9092_CR1","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/66.382281","volume":"8","author":"V Chiluvuri","year":"1995","unstructured":"Chiluvuri V, Koren I. Layout synthesis techniques for yield enhancement. IEEE Trans. Semiconductor Manufacturing, 1995, 8(2): 178\u2013187.","journal-title":"IEEE Trans. Semiconductor Manufacturing"},{"issue":"2","key":"9092_CR2","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1049\/ess:20040211","volume":"2","author":"A B Kahng","year":"2004","unstructured":"Kahng A B. Design for yield needed for further scaling. Electronics Systems and Software, 2004, 2(2): 48.","journal-title":"Electronics Systems and Software"},{"key":"9092_CR3","doi-asserted-by":"crossref","unstructured":"Koren I. Should yield be a design objective? In Proc. IEEE 2000 First International Symposium on Quality Electronic Design, San Jose, CA, March, 2000, pp.115\u2013120.","DOI":"10.1109\/ISQED.2000.838863"},{"issue":"1","key":"9092_CR4","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MC.2004.1260725","volume":"37","author":"D Edenfeld","year":"2004","unstructured":"Edenfeld D, Kahng A, Rodgers M, Zorian Y. 2003 Technology Roadmap for Semiconductors. Computer, 2004, 37(1): 47\u201356.","journal-title":"Computer"},{"key":"9092_CR5","doi-asserted-by":"crossref","unstructured":"Raghvendra S, Hurat P. DFM: Linking design and manufacturing. In Proc. International Conference on VLSI Design, Kolkata, India, Jan. 2005, pp.705\u2013708.","DOI":"10.1109\/ICVD.2005.80"},{"key":"9092_CR6","doi-asserted-by":"crossref","unstructured":"Bourai Y, Shi C J R. Layout compaction for yield optimization via critical area minimization. In Proc. Design, Automation and Test in Europe Conference and Exhibition, Paris, France, March 2000, pp.122\u2013125.","DOI":"10.1145\/343647.343717"},{"issue":"4","key":"9092_CR7","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/TSM.2004.835727","volume":"17","author":"G A Allan","year":"2004","unstructured":"Allan G A. Targeted layout modifications for semiconductor yield-reliability enhancement. IEEE Trans. Semiconductor Manufacturing, Nov. 2004, 17(4): 573\u2013581.","journal-title":"IEEE Trans. Semiconductor Manufacturing"},{"issue":"9","key":"9092_CR8","doi-asserted-by":"crossref","first-page":"1303","DOI":"10.1109\/43.240078","volume":"12","author":"S Y Kuo","year":"1993","unstructured":"Kuo S Y. YOR: A yield-optimizing routing algorithm by minimizing critical areas and vias. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Sept. 1993, 12(9): 1303\u20131311.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"9092_CR9","doi-asserted-by":"crossref","first-page":"1205","DOI":"10.1109\/TCAD.2002.802260","volume":"21","author":"Lai Minghorng","year":"2002","unstructured":"Minghorng Lai, Wong D F. Maze routing with buffer insertion and wiresizing. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Oct. 2002, 21(10): 1205\u20131209.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9092_CR10","doi-asserted-by":"crossref","unstructured":"Gang Xu, Li-Da Huang, Pan D Z, Wong M D F. Redundant-via enhanced maze routing for yield improvement. In Proc. Asia and South Pacific Design Automation Conference, Shanghai, China, Jan. 18\u201321, 2005, pp.1148\u20131151.","DOI":"10.1145\/1120725.1120927"},{"issue":"10","key":"9092_CR11","doi-asserted-by":"crossref","first-page":"1148","DOI":"10.1109\/TCSII.2006.881822","volume":"53","author":"Yao Hailong","year":"2006","unstructured":"Hailong Yao, Yici Cai, Qiang Zhou, Xianlong Hong. Multilevel routing with redundant via insertion. IEEE Trans. Circuits and Systems-II: Express Briefs, 2006, 53(10): 1148\u20131152.","journal-title":"IEEE Trans. Circuits and Systems-II: Express Briefs"},{"key":"9092_CR12","doi-asserted-by":"crossref","unstructured":"Li-Da Huang, Wong M D F. Optical proximity correction (OPC) \u2014 Friendly maze routing. In Proc. Design Automation Conference, San Diego, CA, Jun. 2004, pp.186\u2013191.","DOI":"10.1145\/996566.996622"},{"key":"9092_CR13","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1147\/rd.276.0549","volume":"27","author":"C H Stapper","year":"1983","unstructured":"Stapper C H. Modeling of integrated circuit defect sensitivities. IBM J. Res. Develop., Nov. 1983, 27: 549\u2013557.","journal-title":"IBM J. Res. Develop."},{"key":"9092_CR14","doi-asserted-by":"crossref","unstructured":"Xue H, Di C, Jess J A G. Fast multi-layer critical area computation. In Proc. IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Systems, Venice, Italy, Oct. 1993, pp.117\u2013124.","DOI":"10.1109\/DFTVS.1993.595723"},{"issue":"1","key":"9092_CR15","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/TCAD.1984.1270061","volume":"3","author":"J K Ousterhout","year":"1984","unstructured":"Ousterhout J K. Corner stitching: A data-structuring technique for VLSI layout tools. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 1984, 3(1): 87\u2013100.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9092_CR16","volume-title":"Problem-Solving Methods in Artificial Intelligence","author":"N Nilsson","year":"1971","unstructured":"Nilsson N. Problem-Solving Methods in Artificial Intelligence. New York: McGraw-Hill, 1971."},{"key":"9092_CR17","doi-asserted-by":"crossref","unstructured":"Zhang Y, Wang B, Cai Y, Hong X. Area routing oriented hierarchical corner stitching with partial bin. In Proc. Asia and South Pacific Design Automation Conference, Yokohama, Japa, Jan. 25\u201328, 2000, pp.105\u2013110.","DOI":"10.1109\/ASPDAC.2000.835079"},{"issue":"8","key":"9092_CR18","doi-asserted-by":"crossref","first-page":"976","DOI":"10.1109\/43.149769","volume":"11","author":"C C Tsai","year":"1992","unstructured":"Tsai C C, Chen S J, Feng W S. An H-V alternating router. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 1992, 11(8): 976\u2013991.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-007-9092-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-007-9092-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-007-9092-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T10:32:39Z","timestamp":1559385159000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-007-9092-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":18,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2007,9]]}},"alternative-id":["9092"],"URL":"https:\/\/doi.org\/10.1007\/s11390-007-9092-9","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9]]}}}