{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,27]],"date-time":"2025-01-27T05:28:47Z","timestamp":1737955727829,"version":"3.33.0"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1007\/s11390-008-9117-z","type":"journal-article","created":{"date-parts":[[2008,1,30]],"date-time":"2008-01-30T06:46:30Z","timestamp":1201675590000},"page":"141-153","source":"Crossref","is-referenced-by-count":1,"title":["CASA: A New IFU Architecture for Power-Efficient Instruction Cache and TLB Designs"],"prefix":"10.1007","volume":"23","author":[{"given":"Han-Xin","family":"Sun","sequence":"first","affiliation":[]},{"given":"Kun-Peng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yu-Lai","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,1,31]]},"reference":[{"key":"9117_CR1","unstructured":"Wilcox K, Manne Srilatha. Alpha processors: A history of power issues and a look to the future. Nov. 15th, 1999, http:\/\/www.eecs.umich.edu\/\u223ctnm\/cool.html ."},{"key":"9117_CR2","doi-asserted-by":"crossref","unstructured":"Manne S, Klauser A, Grunwald D. Pipeline gating: Speculation control for energy reduction. In Proc. 25th Int. Symposium on Computer Architecture, Barcelona, Spain, 1998, pp.132\u2013141.","DOI":"10.1145\/279361.279377"},{"issue":"11","key":"9117_CR3","doi-asserted-by":"crossref","first-page":"1703","DOI":"10.1109\/JSSC.1996.542315","volume":"32","author":"J Montanaro","year":"1996","unstructured":"Montanaro J et al. A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. IEEE Journal of Solid-State Circuits, 1996, 32(11): 1703\u20131714.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9117_CR4","unstructured":"Kim N S, Flautner K, Blaauw D, Mudge T. Drowsy instruction caches. In Proc. 35th IEEE\/ACM Int. Symposium on Microarchitecture, Istanbul, Turkey, 2002, pp.219\u2013230."},{"issue":"4","key":"9117_CR5","doi-asserted-by":"crossref","first-page":"568","DOI":"10.1109\/TVLSI.2003.812292","volume":"11","author":"Y Chang","year":"2003","unstructured":"Chang Y, Ruan S, Lai F. Design and analysis of low-power cache using two-level filter scheme. IEEE Trans. Very Large Scale Integration (VLSI) Systems, 2003, 11(4): 568\u2013580.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"9117_CR6","doi-asserted-by":"crossref","unstructured":"Kadayif I, Sivasubramaniam A, Kandemir M, Kandiraju G, Chen G. Generating physical addresses directly for saving instruction TLB energy. In Proc. 35th IEEE\/ACM Int. Symposium on Microarchitecture, Istanbul, Turkey, 2002, pp.185\u2013196.","DOI":"10.1109\/MICRO.2002.1176249"},{"issue":"3","key":"9117_CR7","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/92.845897","volume":"8","author":"N Bellas","year":"2000","unstructured":"Bellas N, Hajj I N, Polychronopoulos C D, Stamoulis G. Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Trans. Very Large Scale Integration Systems, 2000, 8(3): 317\u2013326.","journal-title":"IEEE Trans. Very Large Scale Integration Systems"},{"key":"9117_CR8","unstructured":"Su C L, Despain A M. Cache design for energy efficiency. In Proc. 28th Int. System Sciences Conference, Hawaii, USA, 1995, pp.306\u2013315."},{"key":"9117_CR9","doi-asserted-by":"crossref","unstructured":"Ghose K, Kamble M B. Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation. In Proc. Int. Symposium on Low Power Electronics and Design, San Diego, CA, USA, 1999, pp.70\u201375.","DOI":"10.1145\/313817.313860"},{"key":"9117_CR10","doi-asserted-by":"crossref","unstructured":"Powell M D, Agarwal A, Vijaykumar T N, Falsafi B, Roy K. Reducing set-associative cache energy via way-prediction and selective direct-mapping. In Proc. Int. Symposium on Microarchitecture, Austin, Texas, USA, 2001, pp.54\u201365.","DOI":"10.1109\/MICRO.2001.991105"},{"issue":"1","key":"9117_CR11","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/92.920821","volume":"9","author":"M D Powell","year":"2001","unstructured":"Powell M D, Yang S, Falsafi B, Roy K, Vijaykumar T M. Reducing leakage in a high-performance deep submicron instruction cache. IEEE Trans. Very Large Scale Integration (VLSI) Systems, 2001, 9(1): 77\u201389.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"9117_CR12","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","volume":"12","author":"N S Kim","year":"2004","unstructured":"Kim N S, Flautner K, Blaauw D, Mudge T. Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Trans. Very Large Scale Integration (VLSI) Systems, 2004, 12(2): 167\u2013184.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"9117_CR13","doi-asserted-by":"crossref","unstructured":"Agarwal A, Li H, Roy K. DRG-cache: A data retention gated-ground cache for low power. In Proc. Design Automation Conference, New Orleans, LA, USA, 2002, pp.473\u2013478.","DOI":"10.1145\/513918.514037"},{"key":"9117_CR14","doi-asserted-by":"crossref","unstructured":"Heo S, Barr K, Hampton M, Asanovic K. Dynamic fine-grain leakage reduction using leakage-biased bitlines. In Proc. Int. Symposium on Computer Architecture, Anchorage, Alaska, USA, 2002, pp.137\u2013147.","DOI":"10.1145\/545214.545231"},{"key":"9117_CR15","doi-asserted-by":"crossref","unstructured":"Soontae K, Vijaykrishnan N, Kandemir M, Irwin M J. Predictive precharging for bitline leakage energy reduction. In Proc. IEEE ASIC\/SOC Conference, 2002, pp.36\u201340.","DOI":"10.1109\/ASIC.2002.1158027"},{"key":"9117_CR16","doi-asserted-by":"crossref","unstructured":"Kim N S, Flautner K, Blaauw D, Mudge T. Single-VDD and single-VT super-drowsy techniques for low-leakage high-performance instruction caches. In Proc. Int. Symposium on Low Power Electronics and Design, Newport Beach, California, USA, 2004, pp.54\u201357.","DOI":"10.1145\/1013235.1013254"},{"key":"9117_CR17","doi-asserted-by":"crossref","unstructured":"Lee J, Park G, Park S, Kim S. A selective filter-bank TLB system. In Proc. Int. Symposium on Low Power Electronics and Design, Seoul, Korea, 2003, pp.312\u2013317.","DOI":"10.1145\/871582.871584"},{"key":"9117_CR18","doi-asserted-by":"crossref","unstructured":"Fan D, Tang Z, Huang H, Gao G. An energy efficient TLB design methodology. In Proc. Int. Symposium on Low Power Electronics and Design, San Diego, California, USA, 2005, pp.351\u2013356.","DOI":"10.1145\/1077603.1077688"},{"issue":"12","key":"9117_CR19","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.1109\/5.476078","volume":"83","author":"J E Smith","year":"1995","unstructured":"Smith J E, Sohi G S. The microarchitecture of superscalar processors. Proc. the IEEE, 1995, 83(12): 1609\u20131624.","journal-title":"Proc. the IEEE"},{"issue":"3","key":"9117_CR20","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1109\/40.768506","volume":"19","author":"T Horel","year":"1999","unstructured":"Horel T, Lauterbach G. UltraSPARC-III: Designing third-generation 64-bit performance. IEEE Micro, 1999, 19(3): 73\u201385.","journal-title":"IEEE Micro"},{"key":"9117_CR21","doi-asserted-by":"crossref","unstructured":"Inoue K, Moshnyaga V G, Murakami K. A low energy set-associative I-Cache with extended BTB. In Proc. the IEEE International Conference on Computer Design: VLSI in Computers and Processors, Freiburg, Germany, 2002, pp.187\u2013192.","DOI":"10.1109\/ICCD.2002.1106768"},{"key":"9117_CR22","unstructured":"Reinman G, Jouppi N. CACTI 2.0: An integrated cache timing and power model. Compaq, Palo Alto, CA, WRL Res. Rep., July 2000."},{"key":"9117_CR23","doi-asserted-by":"crossref","unstructured":"Seznec A, Felix S, Krishnam V, Sazeides Y. Design tradeoffs for the Alpha EV8 conditional branch predictor. In Proc. 29th Int. Symposium on Computer Architecture, Anchorage, Alaska, USA, 2002, pp.295\u2013306.","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"9117_CR24","doi-asserted-by":"crossref","unstructured":"Hossain A, Pease D J, Burns J S, Parveen N. Trace cache performance parameters. In Proc. the IEEE International Conference on Computer Design: VLSI in Computers and Processors, Freiburg, Germany, 2002, pp.348\u2013355.","DOI":"10.1109\/ICCD.2002.1106793"},{"key":"9117_CR25","doi-asserted-by":"crossref","unstructured":"Hu J S, Vijaykrishnan N, Irwin M J, Kandemir M. Using dynamic branch behavior for power-efficient instruction fetch. In Proc. the IEEE Computer Society Annual Symposium on VLSI, Tampa, Florida, USA, 2003, pp.127\u2013132.","DOI":"10.1109\/ISVLSI.2003.1183363"},{"key":"9117_CR26","unstructured":"Zhang Y, Parikh D, Sankaranarayanan K, Skadron K, Stan M R. Hotleakage: An architectural, temperature-aware model of subthreshold and gate leakage. Tech. Report CS\u20132003\u201305, Department of Computer Sciences, University of Virginia, Virginia, USA, Mar. 2003."},{"key":"9117_CR27","unstructured":"Burger D C, Austin T M. The SimpleScalar tool set, Version 2.0. Computer Architecture News, New York, USA, 1997, 25(3): 13\u201325."},{"key":"9117_CR28","doi-asserted-by":"crossref","unstructured":"Brooks D, Tiwari V, Martonosi M. Wattch: A framework for architectural power analysis and optimizations. In Proc. 27th Int. Symposium on Computer Architecture, British Columbia, Canada, 2000, pp.83\u201394.","DOI":"10.1145\/339647.339657"},{"key":"9117_CR29","unstructured":"Shivakumar P, Jouppi N. CACTI 3.0: An integrated cache timing, power, and area model. Compaq, Palo Alto, CA, WRL Res. Rep., Feb. 2001."},{"key":"9117_CR30","unstructured":"Standard Performance Evaluation Corp. http:\/\/www. specbench.org ."},{"key":"9117_CR31","doi-asserted-by":"crossref","unstructured":"Baniasadi A, Moshovos A. SEPAS: A highly accurate and energy-efficient branch predictor. In Proc. Int. Symposium on Low Power Electronics and Design, Newport Beach, California, USA, 2004, pp.38\u201343.","DOI":"10.1145\/1013235.1013250"},{"key":"9117_CR32","unstructured":"Deris K J, Baniasadi A. SABA: A zero timing overhead power-aware BTB for high-performance processors. Workshop on Unique Chips and Systems held in conjunction with IEEE International Symposium on Performance Analysis of Systems and Software, Austin, Texas, USA, 2006."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-008-9117-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-008-9117-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-008-9117-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,26]],"date-time":"2025-01-26T11:46:29Z","timestamp":1737891989000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-008-9117-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["9117"],"URL":"https:\/\/doi.org\/10.1007\/s11390-008-9117-z","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2008,1]]}}}