{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T13:51:43Z","timestamp":1648734703451},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,3,1]],"date-time":"2008-03-01T00:00:00Z","timestamp":1204329600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1007\/s11390-008-9132-0","type":"journal-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T20:01:21Z","timestamp":1207857681000},"page":"298-305","source":"Crossref","is-referenced-by-count":0,"title":["Chip Multithreaded Consistency Model"],"prefix":"10.1007","volume":"23","author":[{"given":"Zu-Song","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan-Dan","family":"Huan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Wu","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi-Min","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,4,5]]},"reference":[{"issue":"3","key":"9132_CR1","first-page":"320","volume":"45","author":"Theo Ungerer","year":"2002","unstructured":"Theo Ungerer, Borut Robic, Jurij Silc. Multithreaded processors. The Computer Journal, British Computer Society 2002, 45(3): 320\u2013348.","journal-title":"The Computer Journal, British Computer Society"},{"issue":"9","key":"9132_CR2","doi-asserted-by":"crossref","first-page":"779","DOI":"10.1109\/TC.1979.1675439","volume":"C-28","author":"L Lamport","year":"1979","unstructured":"Lamport L. How to make a multiprocessor computer that correctly executes multiprocessor programs. IEEE Transactions on Computers, 1979, C-28(9): 779\u2013782.","journal-title":"IEEE Transactions on Computers"},{"key":"9132_CR3","unstructured":"Hu W. Correct event ordering in shared-memory systems [Dissertation]. Institute of Computing Technology, Chinese Academy of Sciences, 1996. Available at http:\/\/www.ict.ac.cn\/chpc\/hww ."},{"issue":"2","key":"9132_CR4","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1007\/s11390-005-0243-6","volume":"20","author":"Weiwu Hu","year":"2005","unstructured":"Weiwu Hu, Fuxin Zhang, Zusong Li. Microarchitecture of the Godson-2 processor. Journal of Computer Science and Technology, Mar. 2005, 20(2): 243\u2013249.","journal-title":"Journal of Computer Science and Technology"},{"issue":"5","key":"9132_CR5","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/40.621209","volume":"17","author":"S J Eggers","year":"1997","unstructured":"Eggers S J, Emer J S, Levy H M, Lo J L, Stamm R L, Tullsen D M. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 1997, 17(5): 12\u201319.","journal-title":"IEEE Micro"},{"issue":"Q1","key":"9132_CR6","first-page":"4","volume":"6","author":"Deborah T Marr","year":"2002","unstructured":"Deborah T Marr, Frank Binns, David L Hill, Glenn Hinton, David A Koufaty, J Alan Miller, Michael Upton. Hyperthreading technology architecture and microarchitecture. Intel Technology Journal, 2002, 6(Q1): 4\u201315.","journal-title":"Intel Technology Journal"},{"issue":"2","key":"9132_CR7","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"Ron Kalla","year":"2004","unstructured":"Ron Kalla, Balaram Sinbaroy, Joel M Tendler. IBM power 5 chip: A dual-core multithreaded processor. IEEE Micro, Mar.\/Apr. 2004, 24(2): 40\u201347.","journal-title":"IEEE Micro"},{"key":"9132_CR8","doi-asserted-by":"crossref","unstructured":"Zusong Li, Xianchao Xu, Weiwu Hu, Zhimin Tang. Microarchitecture and performance analysis of Godson-2 SMT processor. In Proc. the 24th International Conference on Computer Design (ICCD), San Jose, California, USA, October 2\u20134, 2006, pp.485\u2013490.","DOI":"10.1109\/ICCD.2006.4380860"},{"key":"9132_CR9","unstructured":"Goodman J. Cache consistency and sequential consistency. Technical Report No. 61. SCI committee, 1989."},{"key":"9132_CR10","doi-asserted-by":"crossref","unstructured":"Dubios M, Scheurich C, Briggs F. Memory access buffering in multiprocessors. In Proc. the 13th International Symposium on Computer Architecture, Los Alamitos, CA, IEEE Computer Society Press, 1986, pp.434\u2013442.","DOI":"10.1145\/17356.17406"},{"key":"9132_CR11","doi-asserted-by":"crossref","unstructured":"Gharachorloo K, Lenoski D, Laudon J, Gibbons P, Gupta A, Hennessy J. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proc. the 17th Annual International Symposium on Computer Architecture, Seattle, Washington, United States, May 1990, pp.15\u201326.","DOI":"10.1145\/325096.325102"},{"key":"9132_CR12","doi-asserted-by":"crossref","unstructured":"Carter J, Bennet J, Zwaenepoel W. Implementation and performance of Munin. In Proc. the 13th ACM Symposium on Operating Systems Principles, Pacific Grove, California, United States, 1991, pp.152\u2013164.","DOI":"10.1145\/121132.121159"},{"key":"9132_CR13","doi-asserted-by":"crossref","unstructured":"Keleher P, Cox A, Zwaenepoel W. Lazy release consistency for software distributed shared memory. In Proc. the 19th Annual Symposium on Computer Architecture, Gold Coast, Australia, 1992, pp.13\u201321.","DOI":"10.1145\/146628.139676"},{"key":"9132_CR14","doi-asserted-by":"crossref","unstructured":"Iftode L, Singh J, Li K. Scope consistency: A bridge between release consistency and entry consistency. In Proc. the 8th Annual ACM Symposium on Parallel Algorithms and Architectures, 1996, pp.277\u2013287.","DOI":"10.1145\/237502.237567"},{"key":"9132_CR15","first-page":"528","volume-title":"Proc. the 38th IEEE International Computer Conference","author":"B Bershad","year":"1993","unstructured":"Bershad B, Zekauskas M, Sawdon W. The midway distributed shared memory system. In Proc. the 38th IEEE International Computer Conference, Piscataway, NJ: IEEE Press, 1993, pp.528\u2013537."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-008-9132-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-008-9132-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-008-9132-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T14:32:40Z","timestamp":1559399560000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-008-9132-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,3]]}},"alternative-id":["9132"],"URL":"https:\/\/doi.org\/10.1007\/s11390-008-9132-0","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,3]]}}}