{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T20:32:08Z","timestamp":1648845128895},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1007\/s11390-010-9315-3","type":"journal-article","created":{"date-parts":[[2010,3,31]],"date-time":"2010-03-31T01:33:34Z","timestamp":1269999214000},"page":"181-191","source":"Crossref","is-referenced-by-count":11,"title":["System Architecture of Godson-3 Multi-Core Processors"],"prefix":"10.1007","volume":"25","author":[{"given":"Xiang","family":"Gao","sequence":"first","affiliation":[]},{"given":"Yun-Ji","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Huan-Dong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Wei-Wu","family":"Hu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,3,16]]},"reference":[{"issue":"4","key":"9315_CR1","first-page":"385","volume":"26","author":"WW Hu","year":"2003","unstructured":"Hu W W, Tang Z M. Microarchitecture design of the Godson-1 Processor. Chinese Journal of Computers, April 2003, 26(4): 385-396. (in Chinese)","journal-title":"Chinese Journal of Computers"},{"issue":"2","key":"9315_CR2","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1007\/s11390-005-0243-6","volume":"20","author":"WW Hu","year":"2005","unstructured":"Hu W W, Zhang F X, Li Z S. Microarchitecture of the Godson-2 processor. Journal of Computer Science and Technology, March 2005, 20(2): 243-249.","journal-title":"Journal of Computer Science and Technology"},{"issue":"9","key":"9315_CR3","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","volume":"30","author":"L Hammond","year":"1997","unstructured":"Hammond L et al. A single-chip multiprocessor. IEEE Computer, Sept. 1997, 30(9): 79-85.","journal-title":"IEEE Computer"},{"key":"9315_CR4","doi-asserted-by":"crossref","unstructured":"Tendler J, Dodson S, Fields S, Le H, Sinharoy B. Power4 system microarchitecture. IBM Technical White Paper, October 2001.","DOI":"10.1147\/rd.461.0005"},{"issue":"2","key":"9315_CR5","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R Kalla","year":"2004","unstructured":"Kalla R et al. IBM POWER5 chip: A dual-core multithreaded processor. IEEE Micro, March 2004, 24(2): 40-47.","journal-title":"IEEE Micro"},{"issue":"2","key":"9315_CR6","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P Kongetira","year":"2005","unstructured":"Kongetira P et al. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, March 2005, 25(2): 21-29.","journal-title":"IEEE Micro"},{"key":"9315_CR7","doi-asserted-by":"crossref","unstructured":"Hu W W, Wang J, Gao X, Chen Y, Liu Q, Li G J. Godson-3: A scalable multicore RISC processor with X86 emulation. IEEE Micro, 2009, March\/April, pp.17-29.","DOI":"10.1109\/MM.2009.30"},{"key":"9315_CR8","doi-asserted-by":"crossref","unstructured":"Laudon J, Lenoski D. The SGI origin: A ccNUMA highly scalable server. In Proc. the 24th International Symposium on Computer Architecture, Denver, USA, June 2-4, 1997, pp.241-251.","DOI":"10.1145\/264107.264206"},{"key":"9315_CR9","unstructured":"Klaiber A. The technology behind CrusoeTM processors. White paper, Transmeta Corporation, Jan. 2000."},{"issue":"12","key":"9315_CR10","first-page":"2001","volume":"45","author":"H Wang","year":"2008","unstructured":"Wang H, Gao X, Chen Y, Hu W. Interconnection of Godson-3 multi-core processor. Journal of Computer Research and Development, Dec. 2008, 45(12): 2001-2010. (in Chinese)","journal-title":"Journal of Computer Research and Development"},{"key":"9315_CR11","unstructured":"http:\/\/www.bitmover.com\/lmbench\/ ."},{"key":"9315_CR12","unstructured":"http:\/\/www.cs.virginia.edu\/stream ."},{"issue":"1","key":"9315_CR13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11390-007-9000-3","volume":"22","author":"WW Hu","year":"2007","unstructured":"Hu W W, Zhao J Y, Zhong S Q, Yang X, Guidetti E, Wu C. Implementing a 1GHz four-issue out-of-order execution microprocessor in a standard cell ASIC methodology. Journal of Computer Science and Technology, 2007, 22(1): 1-14.","journal-title":"Journal of Computer Science and Technology"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-010-9315-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-010-9315-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-010-9315-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T14:34:29Z","timestamp":1559399669000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-010-9315-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,3]]}},"alternative-id":["9315"],"URL":"https:\/\/doi.org\/10.1007\/s11390-010-9315-3","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}