{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T03:42:56Z","timestamp":1648870976683},"reference-count":7,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1007\/s11390-010-9319-z","type":"journal-article","created":{"date-parts":[[2010,3,31]],"date-time":"2010-03-31T01:33:34Z","timestamp":1269999214000},"page":"225-231","source":"Crossref","is-referenced-by-count":0,"title":["Physical Design Methodology for Godson-2G Microprocessor"],"prefix":"10.1007","volume":"25","author":[{"given":"Ji-Ye","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan-Dan","family":"Huan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng-Hao","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,3,16]]},"reference":[{"issue":"1","key":"9319_CR1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11390-007-9000-3","volume":"22","author":"W Hu","year":"2007","unstructured":"Hu W, Zhao J, Zhong S, Yang X, Guidetti E, Wu C. Implementing a 1 GHz four-issue out-of-order execution microprocessor in a standard cell ASIC methodology. Journal of Computing Science and Technology, Jan. 2007, 22(1): 1\u201314.","journal-title":"Journal of Computing Science and Technology"},{"key":"9319_CR2","doi-asserted-by":"crossref","unstructured":"Pham D et al . The design and implementation of a first-generation CELL processor. In ISSCC 2005, Digest of Technical Papers, San Francisco, USA, Feb. 10, 2005, pp.185\u2013591.","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"9319_CR3","doi-asserted-by":"crossref","unstructured":"Edman A, Svensson C. Timing closure through a globally synchronous, timing partitioned design methodology. In Proc. the 41st Design Automation Conference, San Diego, USA, June 7\u201311, 2004, pp.71\u201374.","DOI":"10.1145\/996566.996586"},{"issue":"2","key":"9319_CR4","doi-asserted-by":"crossref","first-page":"286","DOI":"10.1109\/TCAD.2007.907065","volume":"27","author":"TC Chen","year":"2008","unstructured":"Chen T C, Chang Y W, Lin S C. A new multilevel framework for large-scale interconnect-driven floorplanning. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems (TCAD), Feb. 2008, 27(2): 286\u2013294.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"issue":"6","key":"9319_CR5","doi-asserted-by":"crossref","first-page":"1120","DOI":"10.1109\/TVLSI.2003.817546","volume":"11","author":"SN Adya","year":"2003","unstructured":"Adya S N, Markov I L. Fixed-outline floorplanning: Enabling hierarchical design. IEEE Trans. Very Large Scale Integration (VLSI) Systems, 2003, 11(6): 1120\u20131135.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"issue":"8","key":"9319_CR6","doi-asserted-by":"crossref","first-page":"1707","DOI":"10.1109\/JSSC.2006.877248","volume":"41","author":"A Khan","year":"2006","unstructured":"Aurang Khan et al . A 90-nm power optimization methodology with application to the ARM 1136JF-S microprocessor. IEEE Journal of Solid-State Circuits, August 2006, 41(8): 1707\u20131717.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"9319_CR7","doi-asserted-by":"crossref","unstructured":"Chanodia I, Velenis D. Effects of parameter variations and crosstalk on H-tree clock distribution networks. In Proc. the 48th Midwest Symposium on Circuits and Systems (MWSCAS 2005), Cincinnati, USA, Aug. 7\u201310, 2005, pp.547\u2013550.","DOI":"10.1109\/MWSCAS.2005.1594159"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-010-9319-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-010-9319-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-010-9319-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T14:34:29Z","timestamp":1559399669000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-010-9319-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":7,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,3]]}},"alternative-id":["9319"],"URL":"https:\/\/doi.org\/10.1007\/s11390-010-9319-z","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}