{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:19:54Z","timestamp":1740028794438,"version":"3.37.3"},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1007\/s11390-010-9323-3","type":"journal-article","created":{"date-parts":[[2010,3,31]],"date-time":"2010-03-31T01:33:34Z","timestamp":1269999214000},"page":"267-273","source":"Crossref","is-referenced-by-count":2,"title":["Design and Application of Instruction Set Simulator on Multi-Core Verification"],"prefix":"10.1007","volume":"25","author":[{"given":"Xiang-Dong","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,3,16]]},"reference":[{"key":"9323_CR1","doi-asserted-by":"crossref","unstructured":"Robinson W H, Alles M L, Bapty T A et al. Soft error considerations for multicore micro-processor design. In Proc. IEEE International Conference on Integrated Circuit Design and Technology, Austin, USA, May 30\u2013June 1, 2007, pp.1\u20134.","DOI":"10.1109\/ICICDT.2007.4299574"},{"issue":"2","key":"9323_CR2","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.2009.30","volume":"29","author":"W Hu","year":"2009","unstructured":"Hu W, Wang J, Gao X et al. Godson-3: A scalable multicore RISC processor with X86 emulation. IEEE Micro, 2009, 29(2): 17\u201329.","journal-title":"IEEE Micro"},{"key":"9323_CR3","unstructured":"Rosenblum M, Varadajan M. SimOS: A fast operating system simulation environment. Technical Report, CSL-TR-94\u2013631, Stanford University, 1994."},{"issue":"4","key":"9323_CR4","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"MM Martin","year":"2005","unstructured":"Martin M M, Sorin D J, Beckmann B M et al. Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News, 2005, 33(4): 92\u201399.","journal-title":"Computer Architecture News"},{"key":"9323_CR5","doi-asserted-by":"crossref","unstructured":"Glamm B, Lilja D J. Automatic verification of instruction set simulation using synchronized state comparison. In Proc. the 34th Annual Simulation Symposium (SS 2001), Seattle, USA, April 22\u201326, 2001, pp.72\u201377.","DOI":"10.1109\/SIMSYM.2001.922117"},{"key":"9323_CR6","doi-asserted-by":"crossref","unstructured":"Taylor S, Quinn M, Brown D et al. Functional verification of a multiple-issue, out-of-order, superscalar alpha processor \u2014 The DEC Alpha 21264 microprocessor. In Proc. the 35th Conference on Design Automation, San Francisco, California, USA, June 15\u201319, 1998, pp.638\u2013643.","DOI":"10.1145\/277044.277208"},{"key":"9323_CR7","doi-asserted-by":"crossref","unstructured":"Josseo Yim, Park C, Yang W et al. Design verification of complex microprocessors. In Proc. IEEE Asia Pacific Conference on Circuits and Systems, Seoul, Korea, Nov. 18\u201321, 1996, pp.441\u2013448.","DOI":"10.1109\/APCAS.1996.569310"},{"key":"9323_CR8","doi-asserted-by":"crossref","unstructured":"Semeria L, Ghosh A. Methodology for hardware\/software co-verification in C\/C++. In Proc. ASP-DAC 2000, Yokohama, Japan, Jan. 25\u201328, 2000, pp.405\u2013408.","DOI":"10.1145\/368434.368712"},{"key":"9323_CR9","unstructured":"Kumar J. UltraSPARC processor emulation verification: Getting HW\/SW right the first time. In Proc. DesignCon 2007, Santa Clara, USA, Jan. 29-Feb. 1, 2007, pp.1\u201317."},{"key":"9323_CR10","doi-asserted-by":"crossref","unstructured":"Wu Y, Yu L, Lan L et al. A coverage-driven constraint random-based functional verification method of memory controller. In Proc. the 19th IEEE\/IFIP International Symposium on Rapid System Prototyping, Monterey, USA, June 2\u20135, 2008, pp.99\u2013104.","DOI":"10.1109\/RSP.2008.12"},{"issue":"1","key":"9323_CR11","first-page":"52","volume":"7","author":"TL Anderson","year":"2008","unstructured":"Anderson T L. Open verification methodology: Fulfilling the promise of system verilog. Information Quarterly, 2008, 7(1): 52\u201354.","journal-title":"Information Quarterly"},{"key":"9323_CR12","unstructured":"Spear C. SystemVerilog for Verification. A Guide to Learning the TestBench Language Features. Springer, 2008, pp.382\u2013419."},{"key":"9323_CR13","doi-asserted-by":"crossref","unstructured":"MacBeth J S, Heinz D, Gary K. An assembler driven verification methodology (ADVM). In Proc. Design, Automation and Test in Europe Conference and Exposition (DATE 2005), Munich, Germany, March 7\u201311, 2005, pp.278\u2013283.","DOI":"10.1109\/DATE.2005.52"},{"key":"9323_CR14","doi-asserted-by":"crossref","unstructured":"Aharon A, Goodman D, Levinger M et al. Test program generation for functional verification of PowerPC processors in IBM. In Proc. IEEE\/ACM 32nd Design Automation Conference (DAC), Philadelphia, Pennsylvania, Sept. 10\u201313, 2006, pp.279\u2013285.","DOI":"10.1145\/217474.217542"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-010-9323-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-010-9323-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-010-9323-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:54:18Z","timestamp":1739994858000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-010-9323-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,3]]}},"alternative-id":["9323"],"URL":"https:\/\/doi.org\/10.1007\/s11390-010-9323-3","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}