{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T03:11:05Z","timestamp":1761621065995,"version":"3.38.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1007\/s11390-011-1150-7","type":"journal-article","created":{"date-parts":[[2011,5,18]],"date-time":"2011-05-18T12:30:26Z","timestamp":1305721826000},"page":"504-519","source":"Crossref","is-referenced-by-count":5,"title":["Accurate and Simplified Prediction of AVF for Delay and Energy Efficient Cache Design"],"prefix":"10.1007","volume":"26","author":[{"given":"An-Guo","family":"Ma","sequence":"first","affiliation":[]},{"given":"Yu","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Zuo-Cheng","family":"Xing","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,5,12]]},"reference":[{"key":"1150_CR1","doi-asserted-by":"crossref","unstructured":"Cai Y, Schmitz M T, Ejlali A, AlHashimi B M, Reddy S M. Cache size selection for performance, energy and reliability of time-constrained systems. In Proc. the 2006 Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, Jan. 24\u201327, 2006, pp.923\u2013928.","DOI":"10.1145\/1118299.1118507"},{"key":"1150_CR2","doi-asserted-by":"crossref","unstructured":"Gaisler J. Evaluation of a 32-bit microprocessor with built-in concurrent error-detection. In Proc. the 27th International Symposium on Fault-Tolerant Computing (FTCS 1997), Seattle, USA, June 25\u201327, 1997, p.42.","DOI":"10.1109\/FTCS.1997.614076"},{"issue":"1","key":"1150_CR3","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra S, Seifert N, Zhang M, Shi Q, Kim K. Robust system design with built-in soft-error resilience. IEEE Computer, February, 2005, 38(1): 43\u201352.","journal-title":"IEEE Computer, February"},{"key":"1150_CR4","doi-asserted-by":"crossref","unstructured":"Baumann R C. The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. In Proc. International Electron Devices Meeting (IEDM2002), San Jose, USA, Feb. 26-Mar. 1, 2002, pp.329\u2013332.","DOI":"10.1109\/IEDM.2002.1175845"},{"issue":"9","key":"1150_CR5","doi-asserted-by":"crossref","first-page":"1804","DOI":"10.1109\/JSSC.2005.852159","volume":"40","author":"A Agarwal","year":"2005","unstructured":"Agarwal A, Paul B C, Mukhopadhyay S, Roy K. Process variation in embedded memories: Failure analysis and variation aware architecture. IEEE Journal of Solid-State Circuits, September, 2005, 40(9): 1804\u20131814.","journal-title":"IEEE Journal of Solid-State Circuits, September"},{"issue":"6","key":"1150_CR6","doi-asserted-by":"crossref","first-page":"3435","DOI":"10.1109\/TNS.2004.839133","volume":"51","author":"D Lambert","year":"2004","unstructured":"Lambert D, Baggio J, Ferlet C V, Flament O, Saigne F, Sagnes B, Buard N, Carriere T. Neutron-induced SEU in bulk SRAMs in terrestrial environment: Simulations and experiments. IEEE Trans. Nuc. Sci., 2004, 51(6): 3435\u20133441.","journal-title":"IEEE Trans. Nuc. Sci."},{"issue":"6","key":"1150_CR7","doi-asserted-by":"crossref","first-page":"2065","DOI":"10.1109\/TNS.2003.821593","volume":"50","author":"T Granlund","year":"2003","unstructured":"Granlund T, Granbom B, Olsson N. Soft error rate increase for new generations of SRAMs. IEEE Trans. Nuc. Sci., 2003, 50(6): 2065\u20132068.","journal-title":"IEEE Trans. Nuc. Sci."},{"key":"1150_CR8","doi-asserted-by":"crossref","unstructured":"Mukherjee S S, Weaver C, Emer J, Reinhardt S, Austin T. A systematic methodology to compute the Architectural Vulnerability Factors for a high-performance microprocessor. In Proc. the International Symposium on Microarchitecture (MICRO), San Diego, USA, Dec. 3\u20135, 2003, pp.29\u201340.","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"1150_CR9","doi-asserted-by":"crossref","unstructured":"Wang N J, Quek J, Rafacz T M, Patel S J. Characterizing the effects of transient faults on a high-performance processor pipeline. In Proc. the International Conference on Dependable Systems and Networks (DSN), Florence, Italy, Jun. 28-Jul. 1, 2004, pp.61\u201370.","DOI":"10.1109\/DSN.2004.1311877"},{"key":"1150_CR10","unstructured":"Fu X, Poe J, Li T, Fortes J. Characterizing microarchitecture soft error vulnerability phase behavior. In Proc. the International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), Monterey, USA, Sept. 11\u201314, 2006, pp.147\u2013155."},{"key":"1150_CR11","doi-asserted-by":"crossref","unstructured":"Walcott K R, Humphreys G, Gurumurthi S. Dynamic prediction of architectural vulnerability from microarchitectural state. In Proc. the International Symposium on Computer Architecture (ISCA), San Diego, USA, Jun. 9\u201313, 2007, pp.516\u2013527.","DOI":"10.1145\/1250662.1250726"},{"key":"1150_CR12","doi-asserted-by":"crossref","unstructured":"Duan L, Li B, Peng L. Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics. In Proc. the 15th IEEE International Symposium on High Performance Computer Architecture (HPCA), Raleigh, USA, Feb. 14\u201318, 2009, pp.129\u2013140.","DOI":"10.1109\/HPCA.2009.4798244"},{"key":"1150_CR13","doi-asserted-by":"crossref","unstructured":"Soundararajan N, Parashar A, Sivasubramaniam A. Mechanisms for bounding vulnerabilities of processor structures In Proc. the International Symposium on Computer Architecture (ISCA), San Diego, USA, Jun. 9\u201313, 2007, pp.506\u2013515.","DOI":"10.1145\/1273440.1250725"},{"key":"1150_CR14","unstructured":"Alpha 21264 Microprocessor Hardware Reference Manual. Digital Equipment Corporation, July 1999."},{"issue":"2","key":"1150_CR15","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MM.2008.22","volume":"28","author":"K Reick","year":"2008","unstructured":"Reick K, Sanda P N, Swaney S, Kellington J W, Mack M, Floyd M, Henderson D. Fault-tolerant design of the IBM Power6 microprocessor. IEEE Micro, March, 2008, 28(2): 30\u201338.","journal-title":"IEEE Micro, March"},{"key":"1150_CR16","unstructured":"AMD Athlon(TM) 64 Processor. http:\/\/www.amd.com , 2008."},{"key":"1150_CR17","unstructured":"Intel Pentium 4 Processor Technical Documentation. http:\/\/www.intel.com\/design\/pentium4\/documentation.htm , 2004."},{"issue":"2","key":"1150_CR18","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2004.1289279","volume":"24","author":"S Rusu","year":"2004","unstructured":"Rusu S, Muljono H, Cherkauer B. Itanium 2 processor 6M: Higher frequency and larger L3 cache. IEEE Micro, March, 2004, 24(2): 10\u201318.","journal-title":"IEEE Micro"},{"key":"1150_CR19","unstructured":"OpenSPARC T2 System-On-Chip (SOC) microarchitecture specification. Sun Microsystems Inc, May, 2008."},{"key":"1150_CR20","doi-asserted-by":"crossref","unstructured":"Liu C, Gu Y, Sun L, Yan B, Wang D. R-ADMAD: High reliability provision for large-scale de-duplication archival storage systems. In Proc. the 23rd International Conference on Supercomputing, Yorktown Heights, USA, June 8\u201312, 2009, pp.370\u2013379.","DOI":"10.1145\/1542275.1542327"},{"issue":"2","key":"1150_CR21","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1007\/s11390-010-9315-3","volume":"25","author":"X Gao","year":"2010","unstructured":"Gao X, Chen Y J, Wang H D, Tang D, Hu W W. System architecture of Godson-3 multi-core processors. Journal of Computer Science and Technology, 2010, 25(2): 181\u2013191.","journal-title":"Journal of Computer Science and Technology"},{"key":"1150_CR22","doi-asserted-by":"crossref","unstructured":"Shrivastava A, Lee J, Jeyapaul R. Cache vulnerability equations for protecting data in embedded processor caches from soft errors. In Proc. the ACM SIGPLAN\/SIGBED 2010 Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), Stockholm, Sweden, Apr. 13\u201315, 2010, pp.143\u2013152.","DOI":"10.1145\/1755888.1755910"},{"key":"1150_CR23","unstructured":"Li J F, Huang Y J. An error detection and correction scheme for RAMs with partial-write function. In Proc. the 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT), Taipei, China, Aug. 3\u20135, 2005, pp.115\u2013120."},{"key":"1150_CR24","unstructured":"Phelan R. Addressing soft errors in ARM core-based designs. Technical Report, ARM, 2003."},{"key":"1150_CR25","doi-asserted-by":"crossref","unstructured":"Mohr K C, Clark L T. Delay and area efficient first-level cache soft error detection and correction. In Proc. International Conference on Computer Design, San Jose, USA, Oct. 1\u20134, 2006, pp.88\u201392.","DOI":"10.1109\/ICCD.2006.4380799"},{"key":"1150_CR26","doi-asserted-by":"crossref","unstructured":"Kim J, Hardavellas N, Mai K, Falsafi B, Hoe J. Multi-bit error tolerant caches using two-dimensional error coding. In Proc. the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, Chicago, USA, Dec. 1\u20135, 2007, pp.197\u2013209.","DOI":"10.1109\/MICRO.2007.4408256"},{"key":"1150_CR27","doi-asserted-by":"crossref","unstructured":"Li L, Degalahal V, Vijaykrishnan N, Kandemir M, Irwini M. Soft error and energy consumption interactions: A data cache perspective. In Proc. International Symposium on Low Power Electronics and Design (ISLPED), Newport Beach, USA, Aug. 9\u201311, 2004, pp.132\u2013137.","DOI":"10.1145\/1013235.1013273"},{"key":"1150_CR28","doi-asserted-by":"crossref","unstructured":"Sadler N N, Sorin D J. Choosing an error protection scheme for a microprocessor\u2019s L1 data cache. In Proc. International Conference on Computer Design (ICCD), San Jose, USA, Oct. 1\u20134, 2006, pp.499\u2013505.","DOI":"10.1109\/ICCD.2006.4380862"},{"key":"1150_CR29","doi-asserted-by":"crossref","unstructured":"Yoon D, Erez M. Memory mapped ECC: Low-cost error protection for last level caches. In Proc. the 36th International Symposium Computer Architecture (ISCA), Austin, USA, Jun. 20\u201324, 2009, pp.116\u2013127.","DOI":"10.1145\/1555754.1555771"},{"key":"1150_CR30","doi-asserted-by":"crossref","unstructured":"Yoon D, Erez M. Virtualized and flexible ECC for main memory. In Proc. the 15th Architectural Support for Programming Languages and Operating Systems (ASPLOS), Pittsburgh, USA, Mar. 13\u201317, 2010, pp.397\u2013408.","DOI":"10.1145\/1736020.1736064"},{"key":"1150_CR31","doi-asserted-by":"crossref","unstructured":"Chipman H A, George E I, McCulloch R E. Bayesian ensemble learning. Neural Information Processing Systems, 19, Scholkopf B, Platt J, Hoffman T (eds.), Cambridge: MIT Press, MA, 2007.","DOI":"10.7551\/mitpress\/7503.003.0038"},{"issue":"2","key":"1150_CR32","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1023\/A:1008894516817","volume":"9","author":"J Friedman","year":"1999","unstructured":"Friedman J, Fisher N. Bump hunting in high-dimensional data. Statistics and Computing, 1999, 9(2): 123\u2013143.","journal-title":"Statistics and Computing"},{"key":"1150_CR33","doi-asserted-by":"crossref","unstructured":"Biswas A, Cheveresan R, Emer J, Mukherjee S S, Racunas P B, Rangan R. Computing architectural vulnerability factors for address-based structures. In Proc. the International Symposium on Computer Architecture (ISCA), Madison, USA, Jun. 4\u20138, 2005, pp.532\u2013543.","DOI":"10.1145\/1080695.1070014"},{"key":"1150_CR34","unstructured":"Fu X, Li T, Fortes J. Sim-SODA: A framework for microarchitecture reliability analysis. In Proc. the Workshop on Modeling, Benchmarking and Simulation (Held in conjunction with International Symposium on Computer Architecture), June, 2006."},{"key":"1150_CR35","doi-asserted-by":"crossref","unstructured":"Li X, Adve S V, Bose P, Rivers A. Soft-Arch: An architecturelevel tool for modeling and analyzing soft errors. In Proc. the International Conference on Dependable Systems and Networks (DSN), Yokohama, Japan, Jun. 28-Jul. 1, 2005, pp.496\u2013505.","DOI":"10.1109\/DSN.2005.88"},{"key":"1150_CR36","unstructured":"SimAlpha Homepage. http:\/\/www.arch.cs.titech.ac.jp\/~kise\/SimAlpha\/index.htm , 2003."},{"key":"1150_CR37","unstructured":"Burger D, Austin T. The SimpleScalar Toolset, Version 3.0. http:\/\/www.simplescalar.com , 2001."},{"issue":"1","key":"1150_CR38","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1214\/aos\/1176347963","volume":"19","author":"JH Friedman","year":"1991","unstructured":"Friedman J H. Multivariate adaptive regression splines. Annals of Statistics, 1991, 19(1): 1\u201367.","journal-title":"Annals of Statistics"},{"key":"1150_CR39","doi-asserted-by":"crossref","unstructured":"Vapnik V N. The Nature of Statistical Learning Theory. New York: Springer-Verlag New York, Inc., NY, 1995.","DOI":"10.1007\/978-1-4757-2440-0"},{"issue":"1","key":"1150_CR40","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1010933404324","volume":"45","author":"L Breiman","year":"2001","unstructured":"Breiman L. Random forests. Machine Learning, October 2001, 45(1): 5\u201332.","journal-title":"Machine Learning"},{"issue":"5","key":"1150_CR41","doi-asserted-by":"crossref","first-page":"1189","DOI":"10.1214\/aos\/1013203451","volume":"29","author":"J Friedman","year":"2001","unstructured":"Friedman J. Greedy function approximation: A gradient boosting machine. Annuals of Statistics, 2001, 29(5): 1189\u20131232.","journal-title":"Annuals of Statistics"},{"key":"1150_CR42","doi-asserted-by":"crossref","unstructured":"Sherwood T, Perelman E, Hamerly G, Calder B. Automatically characterizing large scale program behavior. In Proc. the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), San Jose, USA, Oct. 5\u20139, 2002, pp.45\u201357.","DOI":"10.1145\/605402.605403"},{"key":"1150_CR43","unstructured":"Duesterwald E, Cascaval C, Dwarkadas S. Characterizing and predicting program behavior and its variability. In Proc. the 12th International Conference on Parallel Architectures and Compilation Techniques, New Orleans, USA, Sept. 27-Oct. 1, 2003, p.220."},{"key":"1150_CR44","unstructured":"CACTI 6.0. http:\/\/www.cs.utah.edu\/~rajeev\/cacti6\/ , 2009."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-011-1150-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-011-1150-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-011-1150-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T16:34:33Z","timestamp":1741192473000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-011-1150-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,5]]}},"alternative-id":["1150"],"URL":"https:\/\/doi.org\/10.1007\/s11390-011-1150-7","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}