{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T05:24:51Z","timestamp":1741238691086,"version":"3.38.0"},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1007\/s11390-011-1151-6","type":"journal-article","created":{"date-parts":[[2011,5,18]],"date-time":"2011-05-18T12:30:26Z","timestamp":1305721826000},"page":"520-527","source":"Crossref","is-referenced-by-count":2,"title":["Physical Implementation of the Eight-Core Godson-3B Microprocessor"],"prefix":"10.1007","volume":"26","author":[{"given":"Ru","family":"Wang","sequence":"first","affiliation":[]},{"given":"Bao-Xia","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Liang","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yan-Ping","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Jiang-Mei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yi-Fu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wei-Wu","family":"Hu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,5,12]]},"reference":[{"key":"1151_CR1","doi-asserted-by":"crossref","unstructured":"Hu W, Wang R, Chen Y et al. Godson-3B: A 1GHz 40W 8-core 128GFlops processor in 65nm CMOS. In Proc. the IEEE International Solid-State Circuit Conference (ISSCC 2011), San Francisco, USA, Feb. 20\u201324, 2011. (To appear)","DOI":"10.1109\/ISSCC.2011.5746226"},{"issue":"2","key":"1151_CR2","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.2009.30","volume":"29","author":"W Hu","year":"2009","unstructured":"Hu W, Wang J, Gao X et al. Godson-3: A scalable multicore RISC processor with x86 emulation. IEEE Micro, 2009, 29(2): 17\u201329.","journal-title":"IEEE Micro"},{"issue":"2","key":"1151_CR3","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1007\/s11390-010-9316-2","volume":"25","author":"B Fan","year":"2010","unstructured":"Fan B, Yang L, Wang J M et al. Physical implementation of the 1GHz Godson-3 quad-core microprocessor. Journal of Computer Science and Technology, 2010, 25(2): 192\u2013199.","journal-title":"Journal of Computer Science and Technology"},{"key":"1151_CR4","unstructured":"Chowdhury M, Bachand D, Hill D et al. Architectural innovations in WSM-EP. In Proc. Hot Chips, Palo Alto, USA, Aug. 22\u201324, 2010."},{"key":"1151_CR5","doi-asserted-by":"crossref","unstructured":"Starke W, Hierarchy P. POWER7: IBM\u2019s next generation balanced POWER server chip. In Hot Chips, Stanford University, USA, Aug. 23\u201325, 2009.","DOI":"10.1109\/HOTCHIPS.2009.7478382"},{"key":"1151_CR6","doi-asserted-by":"crossref","unstructured":"Wendel D et al. The implementation of POWER7: A highly parallel and scalable multicore high-end server processor. In Proc. ISSCC, San Francisco, USA, Feb. 7\u201311, 2010, pp.102\u2013103.","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"1151_CR7","unstructured":"Hu W, Chen Y. GS464V: A high-performance low-power XPU with 512-bit vector extension. In Proc. the 22nd IEEE Symposium on High Performance Chips (Hot Chips 2010), Palo Alto, USA, Aug. 22\u201324, 2010."},{"issue":"1","key":"1151_CR8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11390-007-9000-3","volume":"22","author":"W Hu","year":"2007","unstructured":"Hu W, Zhao J Y, Zhong S Q et al. Implementing a 1GHz four issue out-of-order execution microprocessor in a standard cell ASIC methodology. Journal of Computer Science and Technology, 2007, 22(1): 1\u201314. 2007.","journal-title":"Journal of Computer Science and Technology"},{"key":"1151_CR9","unstructured":"Bellard F. QEMU, a fast and portable dynamic translator. In Proc. the USENIX Annual Technical Conference (USENIX 2005), Anaheim, USA, Apr. 10\u201315, 2005, pp.41\u201346."},{"key":"1151_CR10","doi-asserted-by":"crossref","unstructured":"Yang L, Zhao J, Fan B et al. Logical clustering for fast clock skew scheduling. In Proc. the 52nd IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico, Aug. 2\u20135, 2009, pp.208\u2013211.","DOI":"10.1109\/MWSCAS.2009.5236117"},{"key":"1151_CR11","doi-asserted-by":"crossref","unstructured":"Yang L et al. Register relocation to optimize clock network for multi-domain clock skew scheduling. In Proc. IEEE International Symposium on Circuits and Systems, Paris, France, May 30-Jun. 2, 2010, p.3180.","DOI":"10.1109\/ISCAS.2010.5537941"},{"key":"1151_CR12","doi-asserted-by":"crossref","unstructured":"Wilke G, Murgai R. Design and analysis of \u201cTree+ Local Meshes\u201d clock architecture. In Proc. the 8th International Symposium on Quality Electronic Design, San Jose, USA, Mar. 26\u201328, 2007, pp.165\u2013170.","DOI":"10.1109\/ISQED.2007.56"},{"issue":"11","key":"1151_CR13","first-page":"2045","volume":"22","author":"L Yang","year":"2010","unstructured":"Yang L et al. A novel analysis on timing uncertainty of clock mesh under on-chip variation. Journal of Computer-Aided Design & Computer Graphics, 2010, 22(11): 2045\u20132052.","journal-title":"Journal of Computer-Aided Design & Computer Graphics"},{"key":"1151_CR14","doi-asserted-by":"crossref","unstructured":"Fan Q, Zhang G, Hu W et al. A synchronized variable frequency clock scheme in chip multiprocessors. In Proc. IEEE International Symposium on Circuits and Systems, Seattle, USA, May 18\u201321, 2008, pp.3410\u20133413.","DOI":"10.1109\/ISCAS.2008.4542191"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-011-1151-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-011-1151-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-011-1151-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T16:34:13Z","timestamp":1741192453000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-011-1151-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,5]]}},"alternative-id":["1151"],"URL":"https:\/\/doi.org\/10.1007\/s11390-011-1151-6","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}