{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T05:43:32Z","timestamp":1741067012325,"version":"3.38.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2011,3,1]],"date-time":"2011-03-01T00:00:00Z","timestamp":1298937600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1007\/s11390-011-9437-2","type":"journal-article","created":{"date-parts":[[2011,3,6]],"date-time":"2011-03-06T21:26:54Z","timestamp":1299446814000},"page":"302-313","source":"Crossref","is-referenced-by-count":0,"title":["Design for Testability Features of Godson-3 Multicore Microprocessor"],"prefix":"10.1007","volume":"26","author":[{"given":"Zi-Chu","family":"Qi","sequence":"first","affiliation":[]},{"given":"Hui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Xiang-Ku","family":"Li","sequence":"additional","affiliation":[]},{"given":"Wei-Wu","family":"Hu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,3,5]]},"reference":[{"key":"9437_CR1","unstructured":"Hu W, Gao X, Chen Y et al. Micro-architecture of Godson-3 multi-core processor. In 20th Hot Chips, Stanford, USA, Aug. 24\u201326, 2008, Slides."},{"issue":"2","key":"9437_CR2","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.2009.30","volume":"29","author":"W Hu","year":"2009","unstructured":"Hu W, Wang J, Gao X et al. Godson-3: Scalable multicore RISC Processor with x86 emulation. IEEE Micro, 2009, 29(2): 17\u201327.","journal-title":"IEEE Micro"},{"key":"9437_CR3","doi-asserted-by":"crossref","unstructured":"Hu W, Shi W, Tang Z. JIAJIA: An SVM system based on a new cache coherence protocol. In Proc. the High-Performance Computing and Networking Europe (HPCN 1999), Amsterdam, The Netherland, Apr. 12\u201314, 1999, pp.463\u2013472.","DOI":"10.1007\/BFb0100607"},{"key":"9437_CR4","doi-asserted-by":"crossref","unstructured":"Liu H, Li H, Hu Y et al. A scan-based delay test method for reduction of overtesting. In Proc. the 4th IEEE International Symposium on Electronic Design, Test & Applications, Hong Kong, China, Jan. 23\u201325, 2008, pp.521\u2013526,","DOI":"10.1109\/DELTA.2008.25"},{"key":"9437_CR5","doi-asserted-by":"crossref","unstructured":"Saxena J, Butler K M, Jayaram V B et al. A case study of IR-drop in structured at-speed testing. In Proc. IEEE International Test Conference, Charlotte, USA, Sept. 28-Oct. 3, 2003, pp. 1098\u20131104.","DOI":"10.1109\/TEST.2003.1271098"},{"key":"9437_CR6","doi-asserted-by":"crossref","unstructured":"Sehgal A, Fitzgerald J, Rearick J. Test cost reduction for the AMD\u2122 Athlon processor using test partitioning. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21\u201326, 2007, Article No.1.3.","DOI":"10.1109\/TEST.2007.4437562"},{"key":"9437_CR7","doi-asserted-by":"crossref","unstructured":"Waayers T, Morren R, Grandi R. Definition of a robust modular SOC test architecture, resurrection of the single TAM daisy-chain. In Proc. IEEE International Test Conference, Austin, USA, Nov. 8, 2005, pp.610\u2013619.","DOI":"10.1109\/TEST.2005.1584022"},{"key":"9437_CR8","doi-asserted-by":"crossref","unstructured":"DaSilva F, Zorian Y, Whetsel L et al. Overview of the IEEE P1500 standard. In Proc. IEEE International Test Conference, Charlotte, USA, Sept. 28-Oct. 3, 2003, pp.988\u2013997.","DOI":"10.1109\/TEST.2003.1271086"},{"key":"9437_CR9","doi-asserted-by":"crossref","unstructured":"Sehgal A, Goel S K, Marinissen E J et al. IEEE P1500 compliant test wrapper design for hierarchical cores. In Proc. IEEE International Test Conference, Charlotte, USA, Oct. 26\u201328, 2004, pp.1203\u20131212.","DOI":"10.1109\/TEST.2004.1387393"},{"key":"9437_CR10","doi-asserted-by":"crossref","unstructured":"Parulkar I, Ziaja T, Pendurkar R et al. A scalable, low-cost DFT architecture for UltraSPARC chip multiprocessors. In Proc. IEEE International Test Conference, Baltimore, USA, Oct. 7\u201310, 2002, pp.726\u2013735.","DOI":"10.1109\/TEST.2002.1041825"},{"key":"9437_CR11","doi-asserted-by":"crossref","unstructured":"Makar S, Altinis T, Patkar N et al. Testing of Vega2, a chip multi-processor with multiple cores. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21\u201326, 2007, Article No.9.1.","DOI":"10.1109\/TEST.2007.4437584"},{"key":"9437_CR12","doi-asserted-by":"crossref","unstructured":"Giles G, Wang J, Sehgal A et al. Test access mechanism for multiple identical cores. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 28\u201330, 2008, Article No.2.3.","DOI":"10.1109\/TEST.2008.4700553"},{"key":"9437_CR13","doi-asserted-by":"crossref","unstructured":"Wood T, Giles G, Kiszely C et al. Test features of the quad-core AMD Opteron\u2122 microprocessor. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 28\u201330, 2008, Article No.2.1.","DOI":"10.1109\/TEST.2008.4700551"},{"key":"9437_CR14","doi-asserted-by":"crossref","unstructured":"Riley M, Bushard L, Chelstrom N et al. Testability features of the first-generation CELL processor. In Proc. IEEE International Test Conference, Austin, USA, Nov. 8, 2005, pp.111\u2013119.","DOI":"10.1109\/TEST.2005.1583967"},{"key":"9437_CR15","doi-asserted-by":"crossref","unstructured":"Molyneaux R, Ziaja T, Kim H et al. Design for testability features of the SUN Microsystems Niagara2 CMP\/CMT SPARC Chip. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21\u201326, 2007, Article No.1.2.","DOI":"10.1109\/TEST.2007.4437561"},{"key":"9437_CR16","doi-asserted-by":"crossref","unstructured":"Parulkar I, Anandakumar S, Agarwal G et al. DFX of a 3rd generation, 16-core\/32-thread UltraSPARC\u2122 CMT microprocessor. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 21\u201326, 2008, Article No.2.2.","DOI":"10.1109\/TEST.2008.4700552"},{"key":"9437_CR17","unstructured":"Wang D, Fan X, Fu X et al. The design-for-testability features of a general purpose microprocessor. In Proc. IEEE International Test Conference, Santa Clara, USA, Oct. 2006, Article No.9.2."},{"key":"9437_CR18","doi-asserted-by":"crossref","unstructured":"Belete D, Razdan A, Schwarz W et al. Use of DFT techniques in speed grading a 1 GHz+ microprocessor. In Proc. IEEE International Test Conference, Baltimore, USA, Oct. 7\u201310, 2002, pp.1111\u20131119.","DOI":"10.1109\/TEST.2002.1041868"},{"key":"9437_CR19","doi-asserted-by":"crossref","unstructured":"Zeng J, Abadir M, Vandling G et al. On correlating structural tests with functional tests for speed binning of high performance design. In Proc. IEEE International Test Conference, Charlotte, USA, Oct. 26\u201328, 2004, pp.31\u201337.","DOI":"10.1109\/TEST.2004.1386934"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-011-9437-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-011-9437-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-011-9437-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T14:49:18Z","timestamp":1741013358000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-011-9437-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,3]]}},"alternative-id":["9437"],"URL":"https:\/\/doi.org\/10.1007\/s11390-011-9437-2","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2011,3]]}}}