{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:29:18Z","timestamp":1774801758424,"version":"3.50.1"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1007\/s11390-013-1367-8","type":"journal-article","created":{"date-parts":[[2013,7,4]],"date-time":"2013-07-04T09:42:41Z","timestamp":1372930961000},"page":"671-681","source":"Crossref","is-referenced-by-count":15,"title":["Thermal-Aware Post Layout Voltage-Island Generation for 3D ICs"],"prefix":"10.1007","volume":"28","author":[{"given":"Ning","family":"Xu","sequence":"first","affiliation":[]},{"given":"Yu-Chun","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Jia","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Shou-Chun","family":"Tao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,7,5]]},"reference":[{"key":"1367_CR1","doi-asserted-by":"crossref","unstructured":"Hua H, Mineo C, Schoenfliess K, Sule A, Melamed S, Jenkal R, Davis W R. Exploring compromises among timing, power and temperature in three-dimensional integrated circuits. In Proc. the 43th Design Automation Conference, June 2006, pp.997-1002.","DOI":"10.1145\/1146909.1147161"},{"key":"1367_CR2","doi-asserted-by":"crossref","unstructured":"Hu J, Shin Y, Dhanwada N, Marculescu R. Architecting voltage-islands in core based system-on-a-chip designs. In Proc. Int. Symp. Low Power Electronics and Design, August 2004, pp.180-185.","DOI":"10.1145\/1013235.1013283"},{"key":"1367_CR3","unstructured":"Hung W, Link G, Xie Y, Vijaykrishnan N, Dhanwadaf N, Conner J. Temperature-aware voltage islands architecting in system-on-chip design. In Proc. IEEE International Conference on Computer Design, October 2005, pp.689-696."},{"key":"1367_CR4","doi-asserted-by":"crossref","unstructured":"Mak W K, Chen J W. Voltage island generation under performance requirement for SoC designs. In Proc. Asia and South Pacific Design Automation Conference, January 2007, pp.798-803.","DOI":"10.1109\/ASPDAC.2007.358087"},{"key":"1367_CR5","doi-asserted-by":"crossref","unstructured":"Lee W P, Liu H Y, Chang Y W. Voltage island aware floor-planning for power and timing optimization. In Proc. International Conference on Computer-Aided Design, November 2006, pp.389-394.","DOI":"10.1145\/1233501.1233579"},{"key":"1367_CR6","unstructured":"Lee W P, Liu H Y, Chang Y W. An ILP algorithm for post-floorplanning votage-island generation considering power-network planning. In Proc. International Conference on Computer-Aided Design, November 2007, pp.650-655."},{"key":"1367_CR7","doi-asserted-by":"crossref","unstructured":"Ma Y C, Qiu X, He X Q, Hong X L. Incremental power optimization for multiple supply voltage design. In Proc. International Symposium on Quality of Electronic Design, March 2009, pp.280-286.","DOI":"10.1109\/ISQED.2009.4810308"},{"key":"1367_CR8","unstructured":"Yu S A, Huang P Y, Lee Y M. A multiple supply voltage based power reduction method in 3-D ICs considering process variations and thermal effects. In Proc. Asia and South Pacific Design Automation Conference, January 2009, pp.55-60."},{"key":"1367_CR9","unstructured":"Cong J, Wei J, Zhang Y. A thermal-driven floorplanning algorithm for 3D ICs. In Proc. International Conference on Computer-Aided Design, November 2004, pp.306-313."},{"key":"1367_CR10","unstructured":"Hung W L, Link G M, Xie Y, Vijaykrishnan N, Irwin M J. Interconnect and thermal-aware floorplanning for 3D micro-processors. In Proc. the 7th International Symposium on Quality Electronic Design, March 2006, pp.98-104."},{"key":"1367_CR11","doi-asserted-by":"crossref","unstructured":"Yu H, Ho J, He L. Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity. ACM Transactions on Design Automation of Electronic Systems (TO-DAES), 2009, 14(3): Article No. 41.","DOI":"10.1145\/1529255.1529263"},{"issue":"12","key":"1367_CR12","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.1109\/TVLSI.2008.2001297","volume":"16","author":"H Yu","year":"2008","unstructured":"Yu H, Shi Y, He L, Karnik T. Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power. IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 2008, 16(12): 1609\u20131619.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems (TVLSI)"},{"key":"1367_CR13","unstructured":"Wilkerson P, Raman A, Turowski M. Fast, automated thermal simulation of three-dimensional integrated circuits. In Proc. the 9th Intersociety Conference on Thermal and Thermo-mechanical Phenomena in Electronic Systems, June 2004, pp.706-713."},{"key":"1367_CR14","unstructured":"Cong J, Zhang Y. Thermal via planning for 3-D ICs. In Proc. International Conference on Computer-Aided Design, November 2005, pp.745-752."},{"key":"1367_CR15","doi-asserted-by":"crossref","unstructured":"Cong J, Zhang Y. Thermal-driven multilevel routing for 3-D ICs. In Proc. Asia and South Pacific Design Automation Conference, January 2005, pp.121-126.","DOI":"10.1145\/1120725.1120787"},{"key":"1367_CR16","unstructured":"Cheng Y, Tsai C, Teng C, Kang S. Electrothermal Analysis of VLSI Systems. Springer, 2000."},{"issue":"12","key":"1367_CR17","doi-asserted-by":"crossref","first-page":"2979","DOI":"10.1587\/transfun.E92.A.2979","volume":"E92-A","author":"YC Ma","year":"2009","unstructured":"Ma Y C, Li X, Wang Y, Hong X L. Thermal-aware incremental floorplanning for 3D ICs based on MILP formulation. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2009, E92-A(12): 2979\u20132989.","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-013-1367-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-013-1367-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-013-1367-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,17]],"date-time":"2019-07-17T03:41:58Z","timestamp":1563334918000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-013-1367-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,7]]}},"alternative-id":["1367"],"URL":"https:\/\/doi.org\/10.1007\/s11390-013-1367-8","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}