{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T18:25:30Z","timestamp":1649096730490},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1007\/s11390-013-1368-7","type":"journal-article","created":{"date-parts":[[2013,7,4]],"date-time":"2013-07-04T09:42:41Z","timestamp":1372930961000},"page":"682-688","source":"Crossref","is-referenced-by-count":0,"title":["A Robust and Power-Efficient SoC Implementation in 65\u00a0nm"],"prefix":"10.1007","volume":"28","author":[{"given":"Bin","family":"Xiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Fu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan-Ping","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Mei","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bao-Xia","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,7,5]]},"reference":[{"key":"1368_CR1","doi-asserted-by":"crossref","unstructured":"Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A, De V. Parameter variations and impact on circuits and micro-architecture. In Proc. the 40th Annual Design Automation Conference, Jun. 2003, pp.338-342.","DOI":"10.1145\/775832.775920"},{"key":"1368_CR2","doi-asserted-by":"crossref","unstructured":"Karnik T, Borkar S, De V. Sub-90\u00a0nm technologies: Challenges and opportunities for CAD. In Proc. the 2002 IEEE\/ACM Int. Conf. Computer-Aided Design, Nov. 2002, pp.203-206.","DOI":"10.1145\/774572.774602"},{"key":"1368_CR3","doi-asserted-by":"crossref","unstructured":"Hu W, Wang R, Chen Y, Fan B, Zhong S, Gao X, Qi Z, Yang X. Godson-3B: A 1\u00a0GHz 40\u00a0W 8-core 128GFLOPS processor in 65\u00a0nm CMOS. In Digest of Technical Papers of 2011 Int. Solid-State Circuits Conference (ISSCC), Feb. 2011, pp.76-78.","DOI":"10.1109\/ISSCC.2011.5746226"},{"issue":"2","key":"1368_CR4","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.2009.30","volume":"29","author":"W Hu","year":"2009","unstructured":"Hu W, Wang J, Gao X, Chen Y, Liu Q, Li G. Godson-3: A scalable multicore RISC processor with X86 emulation. IEEE Micro, 2009, 29(2): 17\u201329.","journal-title":"IEEE Micro"},{"key":"1368_CR5","doi-asserted-by":"crossref","unstructured":"Fan B, Yang L, Gao Z, Zhang F, Wang R. The implementation and design methodology of a quad-core version Godson-3 microprocessor. In Proc. the 52nd IEEE Int. Midwest Symp. Circuits and Systems, Aug. 2009, pp.1167-1170.","DOI":"10.1109\/MWSCAS.2009.5235942"},{"key":"1368_CR6","unstructured":"Nassif S R. Within-chip variability analysis. In Technical Digest of Int. Electron Devices Meeting, Dec. 1998, pp.283-286."},{"key":"1368_CR7","unstructured":"Zuchowski P S, Habitz P A, Hayes J D, Oppold J H. Process and environmental variation impacts on ASIC timing. In Proc. the 2004 IEEE\/ACM International Conference on Computer-Aided Design, Nov. 2004, pp.336-342."},{"key":"1368_CR8","doi-asserted-by":"crossref","unstructured":"Luo J, Sinha S, Su Q et al. An IC manufacturing yield model considering intra-die variations. In Proc. the 43rd Annual Design Automation Conf., Jul. 2006, pp.749-754.","DOI":"10.1145\/1146909.1147100"},{"key":"1368_CR9","unstructured":"Keating M, Flynn D, Aitken R, Gibbons A, Shi K. Low Power Methodology Manual: For System-on-Chip Design. Springer Publishing Company, Incorporated, 2007."},{"issue":"6","key":"1368_CR10","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1147\/rd.516.0733","volume":"51","author":"MS Floyd","year":"2007","unstructured":"Floyd M S, Ghiasi S, Keller T W et al. System power management support in the IBM POWER6 microprocessor. IBM Journal of Research and Development, 2007, 51(6): 733\u2013746.","journal-title":"IBM Journal of Research and Development"},{"key":"1368_CR11","unstructured":"Fan Q, Zhang G, Hu W. A synchronized variable frequency clock scheme in chip multiprocessors. In Proc. IEEE Int. Symp. Circuits and Systems, May. 2008, pp.3410-3413."},{"key":"1368_CR12","doi-asserted-by":"crossref","unstructured":"De V, Borkar S. Technology and design challenges for low power and high performance. In Proc. the 1999 Int. Symp. Low Power Electronics and Design, Aug. 1999, pp.163-168.","DOI":"10.1145\/313817.313908"},{"issue":"2\/3","key":"1368_CR13","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1147\/rd.472.0283","volume":"47","author":"SV Kosonocky","year":"2003","unstructured":"Kosonocky S V, Bhavnagarwala A J, Chin K et al. Low-power circuits and technology for wireless digital systems. IBM Journal of Research and Development, 2003, 47(2\/3): 283\u2013298.","journal-title":"IBM Journal of Research and Development"},{"key":"1368_CR14","doi-asserted-by":"crossref","unstructured":"Dai W J. Hierarchical physical design methodology for multi-million gate chips. In Proc. International Symposium on Physical Design, Apr. 2001, pp.179-181.","DOI":"10.1145\/369691.369766"},{"key":"1368_CR15","doi-asserted-by":"crossref","unstructured":"Cong J. Timing closure based on physical hierarchy. In Proc. the 2002 Int. Symp. Physical Design, Apr. 2002, pp.170-174.","DOI":"10.1145\/505388.505429"},{"issue":"3","key":"1368_CR16","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1007\/s11390-011-1151-6","volume":"26","author":"R Wang","year":"2011","unstructured":"Wang R, Fan B X, Yang L et al. Physical implementation of the eight-core Godson-3B microprocessor. Journal of Computer Science and Technology, 2011, 26(3): 520\u2013527.","journal-title":"Journal of Computer Science and Technology"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-013-1368-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-013-1368-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-013-1368-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,17]],"date-time":"2019-07-17T03:41:50Z","timestamp":1563334910000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-013-1368-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,7]]}},"alternative-id":["1368"],"URL":"https:\/\/doi.org\/10.1007\/s11390-013-1368-7","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}