{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:40:08Z","timestamp":1746160808698,"version":"3.40.4"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1007\/s11390-014-1427-8","type":"journal-article","created":{"date-parts":[[2014,3,22]],"date-time":"2014-03-22T08:43:42Z","timestamp":1395477822000},"page":"247-254","source":"Crossref","is-referenced-by-count":1,"title":["Prevention from Soft Errors via Architecture Elasticity"],"prefix":"10.1007","volume":"29","author":[{"given":"Yi-Xiao","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Ji","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian-Shi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,3,23]]},"reference":[{"issue":"3","key":"1427_CR1","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"R Baumann","year":"2005","unstructured":"Baumann R. Radiation-induced soft errors in advanced semi- conductor technologies. IEEE Transactions on Device and Materials Reliability, 2005, 5(3): 305-316.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"1427_CR2","unstructured":"Mukherjee S S, Weaver C, Emer J, et al. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proc. the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO2003), December 2003, p.29."},{"key":"1427_CR3","unstructured":"Shivakumar P, Kistler M, Keckler S et al. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proc. the International Conference on Dependable Systems and Networks (DSN2002), June 2002, pp.389-398."},{"issue":"2","key":"1427_CR4","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra S, Seifert N, Zhang M, Shi Q et al. Robust system design with built-in soft-error resilience. IEEE Computer, 2005, 38(2): 43-52.","journal-title":"IEEE Computer"},{"issue":"2","key":"1427_CR5","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1147\/rd.62.0200","volume":"6","author":"RE Lyons","year":"1962","unstructured":"Lyons R E, Vanderkulk W. The use of triple-modular redundancy to improve computer reliability. IBM Journal of Research and Development, 1962, 6(2): 200-209.","journal-title":"IBM Journal of Research and Development"},{"key":"1427_CR6","doi-asserted-by":"crossref","unstructured":"Bernick D, Bruckert B, Vigna P D et al. Nonstopr advanced architecture. In Proc. Int. Conf. Dependable Systems and Networks (DSN2005), June 28-July 1, 2005, pp.12-21.","DOI":"10.1109\/DSN.2005.70"},{"key":"1427_CR7","doi-asserted-by":"crossref","unstructured":"Li M L, Ramachandran P, Sahoo S K et al. Understanding the propagation of hard errors to software and implications for resilient system design. In Proc. the 13th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS2008), March 2008, pp.265-276.","DOI":"10.1145\/1346281.1346315"},{"key":"1427_CR8","doi-asserted-by":"crossref","unstructured":"Rotenberg E. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proc. the 29th Int. Symp. Fault-Tolerant Computing (FTCS1999), June 1999, pp.84-91.","DOI":"10.1109\/FTCS.1999.781037"},{"key":"1427_CR9","doi-asserted-by":"crossref","unstructured":"Gomaa M, Vijaykumar T. Opportunistic transient-fault detection. In Proc. the 32nd International Symposium on Computer Architecture (ISCA2005), June 2005, pp.172-183.","DOI":"10.1145\/1080695.1069985"},{"key":"1427_CR10","doi-asserted-by":"crossref","unstructured":"Mukherjee S S, Kontz M, Reinhardt S K. Detailed design and evaluation of redundant multi-threading alternatives. In Proc. the 29th International Symposium on Computer Architecture (ISCA2002), May 2002, pp.99-110.","DOI":"10.1145\/545214.545227"},{"key":"1427_CR11","doi-asserted-by":"crossref","unstructured":"Wang C, Kim H, Wu Y, Ying V. Compiler-managed software-based redundant multi-threading for transient fault detection. In Proc. the International Symposium on Code Generation and Optimization (CGO2007), March 2007, pp.244-258.","DOI":"10.1109\/CGO.2007.7"},{"key":"1427_CR12","doi-asserted-by":"crossref","unstructured":"Rehman S, Shafique M, Henkel J. Instruction scheduling for reliability-aware compilation. In Proc. the 49th Design Automation Conference (DAC2012), June 2012, pp.1292-1300.","DOI":"10.1145\/2228360.2228601"},{"key":"1427_CR13","doi-asserted-by":"crossref","unstructured":"Chen Y J, Chen T S, Guo Q et al. An elastic architecture adaptable to millions of application scenarios. In Proc. the 9th IFIP International Conference on Network and Parallel Computing (NPC2012), Sept. 2012, pp.188-195.","DOI":"10.1007\/978-3-642-35606-3_22"},{"key":"1427_CR14","doi-asserted-by":"crossref","unstructured":"Duan L, Zhang Y, Li B, Peng L. Universal rules guided design parameter selection for soft error resilient processors. In Proc. Int. Symp. Performance Analysis of Systems and Software (ISPASS2011), April 2011, pp.247-256.","DOI":"10.1109\/ISPASS.2011.5762741"},{"key":"1427_CR15","doi-asserted-by":"crossref","unstructured":"Soundararajan N, Parashar A, Sivasubramaniam A. Mechanisms for bounding vulnerabilities of processor structures. In Proc. the 19th International Symposium on Computer Architecture (ISCA2007), June 2007, pp.506-515.","DOI":"10.1145\/1273440.1250725"},{"key":"1427_CR16","doi-asserted-by":"crossref","unstructured":"Biswas A, Cheveresan R, Emer J et al. Computing architectural vulnerability factors for address-based structures. In Proc. the 32nd International Symposium on Computer Architecture (ISCA2005), June 2005, pp.532-543.","DOI":"10.1145\/1080695.1070014"},{"key":"1427_CR17","doi-asserted-by":"crossref","unstructured":"Dubach C, Jones T M, Bonilla E V, Boyle M F P O. A predictive model for dynamic microarchitectural adaptivity control. In Proc. Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO2010), Dec. 2010, pp.485-496.","DOI":"10.1109\/MICRO.2010.14"},{"key":"1427_CR18","doi-asserted-by":"crossref","unstructured":"Dubach C, Jones T, O\u2019Boyle M. Microarchitectural design space exploration using an architecture-centric approach. In Proc. Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO2007), Dec. 2007, pp.262-271.","DOI":"10.1109\/MICRO.2007.12"},{"key":"1427_CR19","unstructured":"Guo Q, Chen T S, Chen Y J et al. Effective and efficient microprocessor design space exploration using unlabeled design configurations. In Proc. Int. Joint Conf. Artificial Intelligence (IJCAI2011), July 2011, pp.1671-1677."},{"key":"1427_CR20","doi-asserted-by":"crossref","unstructured":"Brooks D, Tiwari V, Martonosi M. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. International Symposium on Computer Architecture (ISCA2000), June 2000, pp.83-94.","DOI":"10.1145\/342001.339657"},{"issue":"7","key":"1427_CR21","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/2.869367","volume":"33","author":"JL Henning","year":"2000","unstructured":"Henning J L. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 2000, 33(7): 28-35.","journal-title":"IEEE Computer"},{"key":"1427_CR22","doi-asserted-by":"crossref","unstructured":"Sherwood T, Perelman E, Hamerly G, Calder B. Automatically characterizing large scale program behavior. In Proc. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS2002), October 2002, pp.45-57.","DOI":"10.1145\/605397.605403"},{"key":"1427_CR23","doi-asserted-by":"crossref","unstructured":"Nair A A, Eyerman S, Eeckhout L, John L K. A first-order mechanistic model for architectural vulnerability factor. In Proc. International Symposium on Computer Architecture (ISCA2012), Oct. 2012, pp.273-284.","DOI":"10.1109\/ISCA.2012.6237024"},{"key":"1427_CR24","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu A, Albonesi D, Schuster S et al. A circuit level implementation of an adaptive issue queue for power-aware microprocessors. In Proc. the 11th Great Lakes Symposium on VLSI (GLSVLSI2001), March 2001, pp.73-78.","DOI":"10.1145\/368122.368807"},{"key":"1427_CR25","doi-asserted-by":"crossref","unstructured":"Bitirgen R, Ipek E, Martinez J. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In Proc. Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO2008), November 2008, pp.318-329.","DOI":"10.1109\/MICRO.2008.4771801"},{"issue":"1","key":"1427_CR26","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2008.3","volume":"28","author":"A Meixner","year":"2008","unstructured":"Meixner A, Bauer M, Sorin D. Argus: Low-cost, comprehensive error detection in simple cores. IEEE Micro, 2008, 28(1): 52-59.","journal-title":"IEEE Micro"},{"key":"1427_CR27","doi-asserted-by":"crossref","unstructured":"Vadlamani R, Zhao J, Burleson W, Tessier R. Multicore soft error rate stabilization using adaptive dual modular redundancy. In Proc. IEEE Design, Automation and Test in Europe Conference & Exhibition (DATE2010), March 2010, pp.27-32.","DOI":"10.1109\/DATE.2010.5457242"},{"key":"1427_CR28","doi-asserted-by":"crossref","unstructured":"Walcott K R, Humphreys G, Gurumurthi S. Dynamic prediction of architectural vulnerability from microarchitectural state. In Proc. the 34th International Symposium on Computer Architecture (ISCA2007), May 2007, pp.516-527.","DOI":"10.1145\/1250662.1250726"},{"key":"1427_CR29","doi-asserted-by":"crossref","unstructured":"Racunas P, Constantinides K, Manne S, Mukherjee S S. Perturbation-based fault screening. In Proc. the 13th Int. Symp. High Performance Computer Architecture (HPCA2007), Feb. 2007, pp.169-180.","DOI":"10.1109\/HPCA.2007.346195"},{"issue":"3","key":"1427_CR30","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/TDSC.2006.40","volume":"3","author":"N Wang","year":"2006","unstructured":"Wang N, Patel S. ReStore: Symptom-based soft error detection in microprocessors. IEEE Transactions on Dependable and Secure Computing, 2006, 3(3): 188-201.","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"1427_CR31","doi-asserted-by":"crossref","unstructured":"Feng S, Gupta S, Ansari A, Mahlke S. Shoestring: Probabilistic soft error reliability on the cheap. In Proc. the 15th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS2010), March 2010, pp.13-17.","DOI":"10.1145\/1736020.1736063"},{"key":"1427_CR32","doi-asserted-by":"crossref","unstructured":"Weaver C, Emer J, Mukherjee S S, Reinhardt S K. Techniques to reduce the soft error rate of a high-performance microprocessor. In Proc. Annual International Symposium on Computer Architecture (ISCA2004), June 2004, pp.264-275.","DOI":"10.1145\/1028176.1006723"},{"key":"1427_CR33","doi-asserted-by":"crossref","unstructured":"Cho C, Zhang W, Li T. Informed microarchitecture design space exploration using workload dynamics. In Proc. Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO2007), December 2007, pp.274-285.","DOI":"10.1109\/MICRO.2007.26"},{"key":"1427_CR34","doi-asserted-by":"crossref","unstructured":"Duan L, Li B, Peng L. Versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics. In Proc. the 15th International Symposium on High Performance Computer Architecture (HPCA2009), February 2009, pp.129-140.","DOI":"10.1109\/HPCA.2009.4798244"},{"key":"1427_CR35","doi-asserted-by":"crossref","unstructured":"Abella J, Gonzalez A. On reducing register pressure and energy in multiple-banked register files. In Proc. International Conference on Computer Design (ICCD2003), October 2003, pp.14-20.","DOI":"10.1109\/ICCD.2003.1240867"},{"key":"1427_CR36","doi-asserted-by":"crossref","unstructured":"Balasubramonian R, Albonesi D, Buyuktosunoglu A, Dwarkadas S. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In Proc. Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO2000), December 2000, pp.245-257.","DOI":"10.1145\/360128.360153"},{"key":"1427_CR37","doi-asserted-by":"crossref","unstructured":"Ipek E, Kirman M, Kirman N, Martinez J F. Core fusion: Accommodating software diversity in chip multiprocessors. In Proc. Annual International Symposium on Computer Architecture (ISCA2007), June 2007, pp.186-197.","DOI":"10.1145\/1273440.1250686"},{"key":"1427_CR38","doi-asserted-by":"crossref","unstructured":"Watanabe Y, Davis J D, Wood D A. Widget: Wisconsin decoupled grid execution tiles. In Proc. Annual International Symposium on Computer Architecture (ISCA2010), June 2010, pp.2-13.","DOI":"10.1145\/1816038.1815965"},{"key":"1427_CR39","doi-asserted-by":"crossref","unstructured":"Khubaib K, Suleman M A, Hashemi M et al. MorphCore: An energy-efficient microarchitecture for high performance ILP and high throughput TLP. In Proc. the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO2012), Dec. 2012, pp.305-316.","DOI":"10.1109\/MICRO.2012.36"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-014-1427-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-014-1427-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-014-1427-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:00:47Z","timestamp":1746158447000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-014-1427-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,3]]}},"alternative-id":["1427"],"URL":"https:\/\/doi.org\/10.1007\/s11390-014-1427-8","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}