{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:44Z","timestamp":1747868744963,"version":"3.40.4"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2014,7,1]],"date-time":"2014-07-01T00:00:00Z","timestamp":1404172800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1007\/s11390-014-1457-2","type":"journal-article","created":{"date-parts":[[2014,7,14]],"date-time":"2014-07-14T08:24:41Z","timestamp":1405326281000},"page":"656-663","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Better-Than-Worst-Case Design: Progress and Opportunities"],"prefix":"10.1007","volume":"29","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henry","family":"Duwe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sen","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,7,4]]},"reference":[{"key":"1457_CR1","doi-asserted-by":"crossref","unstructured":"Cong J, Minkovich K. Logic synthesis for better than worst-case designs. In Proc. Int. Symp. VLSI Design, Automation and Test, April 2009, pp.166-169.","DOI":"10.1109\/VDAT.2009.5158121"},{"key":"1457_CR2","doi-asserted-by":"crossref","unstructured":"Cong J, Minkovich K. Mapping for better than worst-case delays in LUT-based FPGA designs. In Proc. the 16th FPGA, Feb. 2008, pp.56-64.","DOI":"10.1145\/1344671.1344681"},{"key":"1457_CR3","doi-asserted-by":"crossref","unstructured":"Austin T, Bertacco V, Blaauw D, Mudge T. Opportunities and challenges for better than worst-case design. In Proc. ASP-DAC, Jan. 2005, pp.2-7.","DOI":"10.1145\/1120725.1120878"},{"key":"1457_CR4","doi-asserted-by":"crossref","unstructured":"Ernst D, Kim N S, Das S et al. Razor: A low-power pipeline based on circuit-level timing speculation. In Proc. the 36th MICRO, Dec. 2003, pp.7-18.","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"1457_CR5","doi-asserted-by":"crossref","unstructured":"Liu Y, Ye R, Yuan F et al. On logic synthesis for timing speculation. In Proc. ICCAD, Nov. 2012, pp.591-596.","DOI":"10.1145\/2429384.2429512"},{"key":"1457_CR6","doi-asserted-by":"crossref","unstructured":"Kahng A B, Kang S, Kumar R, Sartori J. Recovery-driven design: A power minimization methodology for error-tolerant processor modules. In Proc. the 47th DAC, June 2010, pp.825-830.","DOI":"10.1145\/1837274.1837481"},{"key":"1457_CR7","doi-asserted-by":"crossref","unstructured":"Kahng A, Kang S, Kumar R, Sartori J. Designing a processor from the ground up to allow voltage\/reliability tradeoffs. In Proc. the 16th HPCA, June 2010.","DOI":"10.1109\/HPCA.2010.5416652"},{"key":"1457_CR8","doi-asserted-by":"crossref","unstructured":"Narayanan S, Sartori J, Kumar R, Jones D. Scalable stochastic processors. In Proc. DATE, Mar. 2010, pp.335-338.","DOI":"10.1109\/DATE.2010.5457181"},{"key":"1457_CR9","doi-asserted-by":"crossref","unstructured":"Lingamneni A, Enz C, Nagel J L et al. Energy parsimonious circuit design through probabilistic pruning. In Proc. DATE, Mar. 2011.","DOI":"10.1109\/DATE.2011.5763130"},{"key":"1457_CR10","doi-asserted-by":"crossref","unstructured":"Ye R, Wang T, Yuan F et al. On reconfiguration-oriented approximate adder design and its application. In Proc. IC-CAD, Nov. 2013, pp.48-54.","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"1457_CR11","doi-asserted-by":"crossref","unstructured":"Tosson A, Garg S, Anis M. Tagged probabilistic simulation based error probability estimation for better-than-worst case circuit design. In Proc. the 21st VLSI-SoC, Oct. 2013, pp.368-373.","DOI":"10.1109\/VLSI-SoC.2013.6673311"},{"key":"1457_CR12","doi-asserted-by":"crossref","unstructured":"Ganapathy S, Canal R, Gonzalez A, Rubio A. Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability. In Proc. DATE, Mar. 2010, pp.417-422.","DOI":"10.1109\/DATE.2010.5457167"},{"key":"1457_CR13","doi-asserted-by":"crossref","unstructured":"Wan L, Chen D. DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior. In Proc. ICCAD, Nov. 2009, pp.172-179.","DOI":"10.1145\/1687399.1687430"},{"key":"1457_CR14","doi-asserted-by":"crossref","unstructured":"Chan W T, Kahng A B, Kang S et al. Statistical analysis and modeling for error composition in approximate computation circuits. In Proc. the 31st ICCD, Oct. 2013, pp.47-53.","DOI":"10.1109\/ICCD.2013.6657024"},{"key":"1457_CR15","doi-asserted-by":"crossref","unstructured":"Kahng A, Kang S, Kumar R et al. Slack redistribution for graceful degradation under voltage overscaling. In Proc. the 15th ASP-DAC, Jan. 2010, pp.825-831.","DOI":"10.1109\/ASPDAC.2010.5419690"},{"key":"1457_CR16","doi-asserted-by":"crossref","unstructured":"Abdallah R, Lee Y H, Shanbhag N R. Timing error statistics for energy-efficient robust DSP systems. In Proc. DATE, Mar. 2011.","DOI":"10.1109\/DATE.2011.5763276"},{"key":"1457_CR17","doi-asserted-by":"crossref","unstructured":"Sloan J, Kesler D, Kumar R, Rahimi A. A numerical optimization-based methodology for application robustification: Transforming applications for error tolerance. In Proc. DSN, July 2010, pp.161-170.","DOI":"10.1109\/DSN.2010.5544923"},{"key":"1457_CR18","doi-asserted-by":"crossref","unstructured":"Deka B, Birklykke A, Duwe H et al. Markov chain algorithms: A template for building future robust low power systems. In Proc. Asilomar Conf. Signals, Systems and Computers, Nov. 2013, pp.118-125.","DOI":"10.1109\/ACSSC.2013.6810242"},{"key":"1457_CR19","doi-asserted-by":"crossref","unstructured":"Kesler D, Deka B, Kumar R. A hardware acceleration technique for gradient descent and conjugate gradient. In Proc. the 9th SASP, June 2011, pp.94-101.","DOI":"10.1109\/SASP.2011.5941086"},{"issue":"2","key":"1457_CR20","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TMM.2012.2232647","volume":"15","author":"J Sartori","year":"2013","unstructured":"Sartori J, Kumar R. Branch and data herding: Reducing control and memory divergence for error-tolerant GPU applications. IEEE Transactions on Multimedia, 2013, 15(2): 279-290.","journal-title":"IEEE Transactions on Multimedia"},{"key":"1457_CR21","doi-asserted-by":"crossref","unstructured":"Cong J, Gururaj K. Assuring application-level correctness against soft errors. In Proc. ICCAD, Nov. 2011, pp.150-157.","DOI":"10.1109\/ICCAD.2011.6105319"},{"key":"1457_CR22","doi-asserted-by":"crossref","unstructured":"Cong J, Ghodrat M A, Gill M et al. Architecture support for accelerator-rich CMPs. In Proc. the 49th DAC, June 2012, pp.843-849.","DOI":"10.1145\/2228360.2228512"},{"key":"1457_CR23","doi-asserted-by":"crossref","unstructured":"Cong J, Ghodrat M A, Gill M. CHARM: A composable heterogeneous accelerator-rich microprocessor. In Proc. ISLPED, July 30-August 1, 2012, pp.379-384.","DOI":"10.1145\/2333660.2333747"},{"key":"1457_CR24","doi-asserted-by":"crossref","unstructured":"Cong J, Ercegovac M, Huang M et al. Energy-efficient computing using adaptive table lookup based on nonvolatile memories. In Proc. ISLPED, Sept. 2013, pp.280-285.","DOI":"10.1109\/ISLPED.2013.6629309"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-014-1457-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-014-1457-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-014-1457-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T19:53:53Z","timestamp":1746302033000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-014-1457-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,7]]}},"alternative-id":["1457"],"URL":"https:\/\/doi.org\/10.1007\/s11390-014-1457-2","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2014,7]]}}}