{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T20:40:04Z","timestamp":1747168804611,"version":"3.40.5"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2014,11,1]],"date-time":"2014-11-01T00:00:00Z","timestamp":1414800000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1007\/s11390-014-1480-3","type":"journal-article","created":{"date-parts":[[2014,11,21]],"date-time":"2014-11-21T16:19:40Z","timestamp":1416586780000},"page":"929-946","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A General Low-Cost Indirect Branch Prediction Using Target Address Pointers"],"prefix":"10.1007","volume":"29","author":[{"given":"Zi-Chao","family":"Xie","sequence":"first","affiliation":[]},{"given":"Dong","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Ming-Kai","family":"Huang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,11,17]]},"reference":[{"issue":"4","key":"1480_CR1","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/2.917539","volume":"34","author":"T Mudge","year":"2001","unstructured":"Mudge T. Power: A first-class architectural design constraint. Computer, 2001, 34(4): 52\u201358.","journal-title":"Computer"},{"key":"1480_CR2","doi-asserted-by":"crossref","unstructured":"Jim\u00e9nez D, Lin C. Dynamic branch prediction with perceptrons. In Proc. the 7th Int. Symposium on High-Performance Computer Architecture, Jan. 2001, pp.197\u2013206.","DOI":"10.1109\/HPCA.2001.903263"},{"key":"1480_CR3","unstructured":"Seznec A. A 64 Kbytes ISL-TAGE branch predictor. In JWA-C-2: Championship Branch Prediction, Jun. 2011. http:\/\/w-ww.jilp.org\/jwac-2\/program\/cbp3 03 seznec.pdf, Oct. 2014."},{"key":"1480_CR4","doi-asserted-by":"crossref","unstructured":"Seznec A. Analysis of the O-GEometrichistory length branch predictor. In Proc. the 32nd ISCA, Jun. 2005, pp.394\u2013405.","DOI":"10.1145\/1080695.1070003"},{"key":"1480_CR5","unstructured":"Seznec A, Michaud P. A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction-Level Parallelism (JILP), 2006, 8: 1\u201323."},{"key":"1480_CR6","doi-asserted-by":"crossref","unstructured":"Seznec A. Storage free confidence estimation for the TAGE branch predictor. In Proc. the 17th IEEE Int. Symposium on HPCA, Feb. 2011, pp.443\u2013454.","DOI":"10.1109\/HPCA.2011.5749750"},{"key":"1480_CR7","doi-asserted-by":"crossref","unstructured":"Driesen K, H\u00f6lzle U. Multi-stage Cascaded prediction. In Proc. the 5th Int. Euro-Par Conf. Parallel Processing, Aug. 1999, pp.1312\u20131321.","DOI":"10.1007\/3-540-48311-X_186"},{"key":"1480_CR8","doi-asserted-by":"crossref","unstructured":"Chang P, Hao E, Patt Y. Target prediction for indirect jumps. In Proc. the 24th ISCA, June 1997, pp.274\u2013283.","DOI":"10.1145\/384286.264209"},{"issue":"9","key":"1480_CR9","doi-asserted-by":"crossref","first-page":"1153","DOI":"10.1109\/TC.2008.227","volume":"58","author":"H Kim","year":"2009","unstructured":"Kim H, Joao J, Mutlu O, Lee C, Patt Y, Cohn R. Virtual program counter (VPC) prediction: Very low cost indirect branch prediction using conditional branch prediction hard-ware. IEEE Trans. Computers, 2009, 58(9): 1153\u20131170.","journal-title":"IEEE Trans. Computers"},{"issue":"4","key":"1480_CR10","first-page":"313","volume":"2","author":"D Calder","year":"1994","unstructured":"Calder D, Grunwald D, Zorn B. Quantifying behavioral differences between C and C++ programs. Journal of Programming Languages, 1994, 2(4): 313\u2013351.","journal-title":"Journal of Programming Languages"},{"key":"1480_CR11","unstructured":"Lanier T. Exploring the design of the Cortex-A15 proces-sor: Arm's next generation mobile applications processor. 2012, http:\/\/www.arm.com\/files\/pdf\/AT-Exploring the Design of the Cortex-A15.pdf, Oct. 2014."},{"key":"1480_CR12","unstructured":"Fog A. The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and compiler makers. Technical Report, Technical University of Denmark, 2012."},{"key":"1480_CR13","doi-asserted-by":"crossref","unstructured":"Driesen K, H\u00f6lzle U. Accurate indirect branch prediction. In Proc. the 25th ISCA, April 1998, pp.167\u2013178.","DOI":"10.1145\/279361.279380"},{"key":"1480_CR14","doi-asserted-by":"crossref","unstructured":"Joao J, Mutlu O, Kim H, Agarwal R, Patt Y. Improving the performance of object-oriented languages with dynamic predication of indirect jumps. In Proc. the 13th ASPLOS, Mar. 2008. pp.80\u201390.","DOI":"10.1145\/1346281.1346293"},{"key":"1480_CR15","doi-asserted-by":"crossref","unstructured":"Yeh T, Patt Y. Two-level adaptive training branch prediction. In Proc. the 24th MICRO, Sept. 1991, pp.51\u201361.","DOI":"10.1145\/123465.123475"},{"issue":"1","key":"1480_CR16","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","volume":"17","author":"J Lee","year":"1984","unstructured":"Lee J, Smith A. Branch prediction strategies and branch target buffer design. IEEE Computer, 1984, 17(1): 6\u201322.","journal-title":"IEEE Computer"},{"key":"1480_CR17","doi-asserted-by":"crossref","unstructured":"Driesen K, H\u00f6lzle U. The cascaded predictor: Economical and adaptive branch target prediction. In Proc the 31st Annual ACM\/IEEE Int. Symposium on Microarchitecture, Nov. 30\u2013Dec. 2, 1998, pp.249\u2013258.","DOI":"10.1109\/MICRO.1998.742786"},{"issue":"4","key":"1480_CR18","doi-asserted-by":"crossref","first-page":"754","DOI":"10.1007\/s11390-012-1262-8","volume":"27","author":"ZC Xie","year":"2012","unstructured":"Xie Z C, Tong D, Huang M K, Shi Q Q, Cheng X. Swip prediction: Complexity-effective indirect-branch prediction using pointers. Journal of Computer Science and Technology, 2012, 27(4): 754\u2013768.","journal-title":"Journal of Computer Science and Technology"},{"key":"1480_CR19","doi-asserted-by":"crossref","unstructured":"Farooq M, Chen L, John L. Value based BTB indexing for indirect jump prediction. In Proc. the 16th HPCA, Jan. 2010, pp.1\u201311.","DOI":"10.1109\/HPCA.2010.5416659"},{"key":"1480_CR20","doi-asserted-by":"crossref","unstructured":"Azizi O, Mahesri A, Lee B C, Patel S, Horowitz M. Energy-performance tradeoffs in processor architecture and circuit design: A marginal cost analysis. In Proc the 37th ISCA, June 2010, pp.26\u201336.","DOI":"10.1145\/1815961.1815967"},{"key":"1480_CR21","doi-asserted-by":"crossref","unstructured":"Xie Z C, Tong D, Huang M K, Wang X Y, Shi Q Q, Cheng X. Tap prediction: Reusing conditional branch predictor for indirect branches with target address pointers. In Proc. the 29th ICCD, Oct. 2011, pp.119\u2013126.","DOI":"10.1109\/ICCD.2011.6081386"},{"issue":"2","key":"1480_CR22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G et al. The gem5 simulator. ACM SIGARCH Comput. Archit. News, 2011, 39(2): 1\u20137.","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"4","key":"1480_CR23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"J Henning","year":"2006","unstructured":"Henning J. SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News, 2006, 34(4): 1\u201317.","journal-title":"SIGARCH Comput. Archit. News"},{"key":"1480_CR24","doi-asserted-by":"crossref","unstructured":"Blackburn S, Garner R, Hoffmann C et al. The DaCapo benchmarks: Java benchmarking development and analysis. In Proc. the 21st OOPSLA, Oct. 2006. pp.169\u2013190.","DOI":"10.1145\/1167473.1167488"},{"key":"1480_CR25","unstructured":"Thoziyoor S, Muralimanohar N, Ahn J H, Jouppi N P. CACTI 5.1. Technical Report, HP Labs, 2008."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-014-1480-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-014-1480-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-014-1480-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T20:18:22Z","timestamp":1747167502000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-014-1480-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":25,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2014,11]]}},"alternative-id":["1480"],"URL":"https:\/\/doi.org\/10.1007\/s11390-014-1480-3","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2014,11]]}}}