{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T17:17:00Z","timestamp":1756574220250,"version":"3.40.5"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1007\/s11390-015-1505-6","type":"journal-article","created":{"date-parts":[[2015,1,20]],"date-time":"2015-01-20T08:11:28Z","timestamp":1421741488000},"page":"74-83","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":15,"title":["Exploring Heterogeneous NoC Design Space in Heterogeneous GPU-CPU Architectures"],"prefix":"10.1007","volume":"30","author":[{"given":"Juan","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen-Yu","family":"Leng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Si-Tong","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi-Cheng","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiu-Feng","family":"Sui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,1,21]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Ma K, Li X, Chen W et al. GreenGPU: A holistic approach to energy efficiency in GPU-CPU heterogeneous architectures. In Proc. the 41st Int. Conf. Parallel Processing, September 2012, pp.48-57.","key":"1505_CR1","DOI":"10.1109\/ICPP.2012.31"},{"doi-asserted-by":"crossref","unstructured":"Lee J, Samadi M, Park Y et al. Transparent CPU-GPU collaboration for data-parallel kernels on heterogeneous systems. In Proc. the 22nd Int. Conf. Parallel Architectures and Compilation Techniques, Sept. 2013, pp.245-255.","key":"1505_CR2","DOI":"10.1109\/PACT.2013.6618821"},{"doi-asserted-by":"crossref","unstructured":"Lee J, Kim H. TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture. In Proc. the 18th Int. Symp. High Performance Computer Architecture, February 2012, pp.91-102.","key":"1505_CR3","DOI":"10.1109\/HPCA.2012.6168947"},{"doi-asserted-by":"crossref","unstructured":"Borkar S. Thousand core chips: A technology perspective. In Proc. the 44th Conf. Design Automation, June 2007, pp.746-749.","key":"1505_CR4","DOI":"10.1145\/1278480.1278667"},{"issue":"5","key":"1505_CR5","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A et al. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro, 2007, 27(5): 51-61.","journal-title":"IEEE Micro"},{"issue":"5","key":"1505_CR6","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1109\/MM.2007.4378787","volume":"27","author":"JD Owens","year":"2007","unstructured":"Owens J D, Dally W J, Ho R et al. Research challenges for on-chip interconnection networks. IEEE Micro, 2007, 27(5): 96-108.","journal-title":"IEEE Micro"},{"issue":"5","key":"1505_CR7","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff D, Griffin P, Hoffmann H et al. On-chip interconnection architecture of the tile processor. IEEE Micro, 2007, 27(5): 15-31.","journal-title":"IEEE Micro"},{"issue":"2","key":"1505_CR8","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1028176.1006733","volume":"32","author":"MB Taylor","year":"2004","unstructured":"Taylor M B, Lee W, Miller J et al. Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams. ACM SIGARCH Computer Architecture News, 2004, 32(2): 2-13.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"3","key":"1505_CR9","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1145\/1555815.1555781","volume":"37","author":"T Moscibroda","year":"2009","unstructured":"Moscibroda T, Mutlu O. A case for bufferless routing in on-chip networks. ACM SIGARCH Computer Architecture News, 2009, 37(3): 196-207.","journal-title":"ACM SIGARCH Computer Architecture News"},{"doi-asserted-by":"crossref","unstructured":"Michelogiannakis G, Sanchez D, Dallv W J et al. Evaluating bufferless flow control for on-chip networks. In Proc. the 4th Int. Symp. Networks-on-Chip, May 2010, pp.9-16.","key":"1505_CR10","DOI":"10.1109\/NOCS.2010.10"},{"doi-asserted-by":"crossref","unstructured":"Jafri S A R, Hong Y J, Thottethodi M et al. Adaptive flow control for robust performance and energy. In Proc. the 43rd Int. Symp. Microarchitecture, December 2010, pp.433-444.","key":"1505_CR11","DOI":"10.1109\/MICRO.2010.48"},{"issue":"4","key":"1505_CR12","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1145\/2377677.2377757","volume":"42","author":"GP Nychis","year":"2012","unstructured":"Nychis G P, Fallin C, Moscibroda T et al. On-chip networks from a networking perspective: Congestion and scalability in many-core interconnects. ACM SIGCOMM Computer Communication Review, 2012, 42(4): 407-418.","journal-title":"ACM SIGCOMM Computer Communication Review"},{"doi-asserted-by":"crossref","unstructured":"Fallin C, Craik C, Mutlu O. CHIPPER: A low-complexity bufferless deflection router. In Proc. the 17th Int. Symp. High Performance Computer Architecture, February 2011, pp.144-155.","key":"1505_CR13","DOI":"10.1109\/HPCA.2011.5749724"},{"doi-asserted-by":"crossref","unstructured":"Zhao H, Kandemir M, Ding W et al. Exploring heterogeneous NoC design space. In Proc. Int. Conf. Computer-Aided Design, November 2011, pp.787-793.","key":"1505_CR14","DOI":"10.1109\/ICCAD.2011.6105419"},{"unstructured":"Nilsson E. Design and implementation of a hot-potato switch in a network on chip [Master Thesis]. Royal Institute of Technology, Sweden, 2002.","key":"1505_CR15"},{"doi-asserted-by":"crossref","unstructured":"Lee J, Li S, Kim H et al. Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures. ACM Trans. Design Automation of Electronic Systems, 2013, 18(4): 48:1-48:28.","key":"1505_CR16","DOI":"10.1145\/2504906"},{"issue":"2","key":"1505_CR17","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/L-CA.2012.22","volume":"12","author":"H Kim","year":"2013","unstructured":"Kim H, Kim Y, Kim J. Clumsy flow control for highthroughput bufferless on-chip networks. IEEE Computer Architecture Letters, 2013, 12(2): 47-50.","journal-title":"IEEE Computer Architecture Letters"},{"unstructured":"Kahng A B, Li B, Peh L S et al. ORION 2.0: A power-area simulator for interconnection networks. IEEE Trans. Very Large Scale Integration Systems, 2012, 20(1): 191-196.","key":"1505_CR18"},{"issue":"4","key":"1505_CR19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning J L. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 2006, 34(4): 1-17.","journal-title":"ACM SIGARCH Computer Architecture News"},{"doi-asserted-by":"crossref","unstructured":"Che S, Boyer M, Meng J et al. Rodinia: A benchmark suite for heterogeneous computing. In Proc. Int. Symp. Workload Characterization, October 2009, pp.44-54.","key":"1505_CR20","DOI":"10.1109\/IISWC.2009.5306797"},{"doi-asserted-by":"crossref","unstructured":"Patil H, Cohn R, Charnev M et al. Pinpointing representative portions of large Intel\u00ae Itanium\u00ae programs with dynamic instrumentation. In Proc. the 37th Int. Symp. Microarchitecture, December 2004, pp.81-92.","key":"1505_CR21","DOI":"10.1109\/MICRO.2004.28"},{"doi-asserted-by":"crossref","unstructured":"Grot B, Hestness J, Keckler S W, Multu O. Express cube topologies for on-chip interconnects. In Proc. the 15th Int. Symp. High Performance Computer Architecture, February 2009, pp.163-174.","key":"1505_CR22","DOI":"10.1109\/HPCA.2009.4798251"},{"issue":"1","key":"1505_CR23","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/L-CA.2008.1","volume":"7","author":"J Balfour","year":"2008","unstructured":"Balfour J, Dally W J, Black-Schaffer D et al. An energyefficient processor architecture for embedded systems. IEEE Computer Architecture Letters, 2008, 7(1):29-32.","journal-title":"IEEE Computer Architecture Letters"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-015-1505-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-015-1505-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-015-1505-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,17]],"date-time":"2025-05-17T04:45:36Z","timestamp":1747457136000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-015-1505-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1]]}},"alternative-id":["1505"],"URL":"https:\/\/doi.org\/10.1007\/s11390-015-1505-6","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}