{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:34:29Z","timestamp":1771702469553,"version":"3.50.1"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1007\/s11390-015-1510-9","type":"journal-article","created":{"date-parts":[[2015,1,20]],"date-time":"2015-01-20T08:11:28Z","timestamp":1421741488000},"page":"145-162","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":35,"title":["Cooperative Computing Techniques for a Deeply Fused and Heterogeneous Many-Core Processor Architecture"],"prefix":"10.1007","volume":"30","author":[{"given":"Fang","family":"Zheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-Liang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Lv","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao-Hong","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang-Hui","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,1,21]]},"reference":[{"issue":"5","key":"1510_CR1","doi-asserted-by":"crossref","first-page":"808","DOI":"10.1109\/JPROC.2008.917730","volume":"96","author":"JL Manferdelli","year":"2008","unstructured":"Manferdelli J L, Govindaraju N K, Crall C. Challenges and opportunities in many-core computing. Proceedings of the IEEE, 2008, 96(5): 808-815.","journal-title":"Proceedings of the IEEE"},{"key":"1510_CR2","doi-asserted-by":"crossref","unstructured":"Shalf J, Dosanjh S, Morrison J. Exascale computing technology challenges. In Proc. the 9th Int. High Performance Computing for Computational Science{VECPAR, June 2011, pp.1-25.","DOI":"10.1007\/978-3-642-19328-6_1"},{"key":"1510_CR3","doi-asserted-by":"crossref","unstructured":"Daga M, Aji A M, Feng W. On the efficacy of a fused CPU+GPU processor (or APU) for parallel computing. In Proc. Symposium on Application Accelerators in High-Performance Computing, July 2011, pp.141-149.","DOI":"10.1109\/SAAHPC.2011.29"},{"key":"1510_CR4","doi-asserted-by":"crossref","unstructured":"Chung E S, Milder P A, Hoe J C, Mai K. Single-chip heterogeneous computing: Does the future include custom logic, FPGAs, and GPGPUs? In Proc. the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), December 2010, pp.225-236.","DOI":"10.1109\/MICRO.2010.36"},{"key":"1510_CR5","doi-asserted-by":"crossref","unstructured":"Lee V W, Grochowski E, Geva R. Performance benefits of heterogeneous computing in HPC workloads. In Proc. the 26th IEEE International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), May 2012, pp.16-26.","DOI":"10.1109\/IPDPSW.2012.18"},{"key":"1510_CR6","doi-asserted-by":"crossref","unstructured":"Kumar R, Farkas K I, Jouppi N P et al. Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In Proc. the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2003, pp.81-92.","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"1510_CR7","doi-asserted-by":"crossref","unstructured":"Lee V W, Kim C, Chhugani J et al. Debunking the 100X GPU vs. CPU myth: An evaluation of throughput computing on CPU and GPU. In Proc. the 37th Annual International Symposium on Computer Architecture (ISCA), June 2010, pp. 451\u2013460.","DOI":"10.1145\/1815961.1816021"},{"issue":"2","key":"1510_CR8","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MM.2011.24","volume":"31","author":"CM Wittenbrink","year":"2011","unstructured":"Wittenbrink C M, Kilgariff E, Prabhu A. Fermi GF100 GPU architecture. IEEE Micro, 2011, 31(2): 50-59.","journal-title":"IEEE Micro"},{"key":"1510_CR9","doi-asserted-by":"crossref","unstructured":"Kapasi U J, Dally W J, Rixner S et al. The imagine stream processor. In Proc. IEEE International Conference on Computer Design: VLSI in Computers and Processors(ICCD), September 2002, pp. 282\u2013288.","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"1510_CR10","doi-asserted-by":"crossref","unstructured":"Duran A, Klemm M. The Intelr many integrated core architecture. In Proc. International Conference on High Performance Computing and Simulation (HPCS), July 2012, pp. 365-366.","DOI":"10.1109\/HPCSim.2012.6266938"},{"key":"1510_CR11","unstructured":"Alves M A Z, Freitas H C, Navaux P O A. Investigation of shared L2 cache on many-core processors. In Proc. the 22nd International Conference on Architecture of Computing Systems (ARCS), March 2009, pp. 1-10."},{"issue":"5","key":"1510_CR12","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff D, Griffin P, Hoffmann H et al. On-chip interconnection architecture of the Tile Processor. IEEE Micro, 2007, 27(5): 15-31.","journal-title":"IEEE Micro"},{"key":"1510_CR13","doi-asserted-by":"crossref","unstructured":"Howard J, Dighe S, Hoskote Y et al. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proc. IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), Feb. 2010, pp.108-109.","DOI":"10.1109\/ISSCC.2010.5434077"},{"issue":"5","key":"1510_CR14","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote Y, Vangal S, Singh A et al. A 5-GHz mesh interconnect for a Teraflops processor. IEEE Micro, 2007, 27(5): 51-61.","journal-title":"IEEE Micro"},{"issue":"6","key":"1510_CR15","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/MCSE.2011.109","volume":"13","author":"M Gries","year":"2011","unstructured":"Gries M, Hoffmann U, Konow M et al. SCC: A flexible architecture for many-core platform research. Computing in Science and Engineering, 2011, 13(6): 79-83.","journal-title":"Computing in Science and Engineering"},{"issue":"9","key":"1510_CR16","doi-asserted-by":"crossref","first-page":"2831","DOI":"10.1109\/TED.2011.2158104","volume":"58","author":"A Balakrishnan","year":"2011","unstructured":"Balakrishnan A, Naeemi A. Interconnect network analysis of many-core chips. IEEE Transactions on Electron Devices, 2011, 58(9): 2831-2837.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"1510_CR17","unstructured":"Taylor M B, Lee W, Amarasinghe S et al. Scalar operand networks: On-chip interconnect for ILP in partitioned architectures. In Proc. the 9th IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb. 2003, pp.341-353."},{"key":"1510_CR18","doi-asserted-by":"crossref","unstructured":"Kim J. Low-cost router microarchitecture for on-chip networks. In Proc. the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2009, pp.255-266.","DOI":"10.1145\/1669112.1669145"},{"key":"1510_CR19","doi-asserted-by":"crossref","unstructured":"Jung H, Ju M, Che H. A theoretical framework for design space exploration of manycore processors. In Proc. the 19th Annual IEEE International Symposium on Modeling, Analysis & Simulation of Computer and Telecommunication Systems, July 2011, pp.117-125.","DOI":"10.1109\/MASCOTS.2011.21"},{"issue":"1","key":"1510_CR20","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2009.9","volume":"29","author":"L Seiler","year":"2009","unstructured":"Seiler L, Carmean D, Sprangle E et al. Larrabee: A manycore x86 architecture for visual computing. IEEE Micro, 2009, 29(1): 10-21.","journal-title":"IEEE Micro"},{"issue":"24","key":"1510_CR21","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1049\/el.2011.2941","volume":"47","author":"P Chen","year":"2011","unstructured":"Chen P, Zhao H L, Tao C, Sang H S. Block-run-based connected component labelling algorithm for GPGPU using shared memory. Electronics Letters, 2011, 47(24): 1309-1311.","journal-title":"Electronics Letters"},{"key":"1510_CR22","doi-asserted-by":"crossref","unstructured":"Sawant N, Kulkarni D. Performance evaluation of feature extraction algorithm on GPGPU. In Proc. International Conference on Communication Systems and Network Technologies (CSNT), June 2011, pp. 536-540.","DOI":"10.1109\/CSNT.2011.114"},{"issue":"2","key":"1510_CR23","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/MCSE.2012.23","volume":"14","author":"A Heinecke","year":"2012","unstructured":"Heinecke A, Klemm M, Bungartz H J. From GPGPU to many-core: Nvidia Fermi and Intel many integrated core architecture. Computing in Science & Engineering, 2012, 14(2): 78-83.","journal-title":"Computing in Science & Engineering"},{"key":"1510_CR24","doi-asserted-by":"crossref","unstructured":"Bell S, Edwards B, Amann J et al. TILE64TM-processor: A 64-core SoC with mesh interconnect. In Proc. IEEE Int. Solid-State Circuits Conference (ISSCC), February 2008, pp.88-89, 598.","DOI":"10.1109\/ISSCC.2008.4523070"},{"issue":"2","key":"1510_CR25","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1109\/JETCAS.2012.2193936","volume":"2","author":"K Sewell","year":"2012","unstructured":"Sewell K, Dreslinski R G, Manville T et al. Swizzle-switch networks for many-core systems. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2012, 2(2): 278-294.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"1510_CR26","doi-asserted-by":"crossref","unstructured":"Kim J, Balfour J, Dally W. Flattened butterfly topology for on-chip networks. In Proc. the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, Dec. 2007, pp.172-182.","DOI":"10.1109\/MICRO.2007.29"},{"key":"1510_CR27","doi-asserted-by":"crossref","unstructured":"Bakhoda A, Kim J, Aamodt T M. Throughput-effective onchip networks for manycore accelerators. In Proc. the 43rd Annual IEEE\/ACM MICRO, Dec. 2010, pp. 421-432.","DOI":"10.1109\/MICRO.2010.50"},{"issue":"2","key":"1510_CR28","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MM.2012.32","volume":"32","author":"D Fan","year":"2012","unstructured":"Fan D, Zhang H, Wang D et al. Godson-T: An efficient many-core processor exploring thread-level parallelism. IEEE Micro, 2012, 32(2): 38-47.","journal-title":"IEEE Micro"},{"key":"1510_CR29","doi-asserted-by":"crossref","unstructured":"Wang X, Gan G, Manzano J et al. A quantitative study of the on-chip network and memory hierarchy design for manycore processor. In Proc. the 14th IEEE International Conference on Parallel and Distributed Systems, Dec. 2008, pp. 689-696.","DOI":"10.1109\/ICPADS.2008.18"},{"key":"1510_CR30","doi-asserted-by":"crossref","unstructured":"Taylor M B, Psota J, Saraf A et al. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proc. the 31st Annual International Symposium on Computer Architecture (ISCA), June 2004, pp. 2-13.","DOI":"10.1109\/ISCA.2004.1310759"},{"issue":"2","key":"1510_CR31","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"MB Taylor","year":"2002","unstructured":"Taylor M B, Kim J, Miller J et al. The Raw microprocessor: A computational fabric for software circuits and generalpurpose programs. IEEE Micro, 2002, 22(2): 25-35.","journal-title":"IEEE Micro"},{"key":"1510_CR32","doi-asserted-by":"crossref","unstructured":"Bakhoda A, Kim J, Aamodt T M. Throughput-effective onchip networks for manycore accelerators. In Proc. the 43rd IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2010, pp.421-432.","DOI":"10.1109\/MICRO.2010.50"},{"key":"1510_CR33","unstructured":"Asanovic K, Bodik R, Catanzaro B C et al. The landscape of parallel computing research: A view from Berkeley. Technical Report, UCB\/EECS-2006-183, EECS Department, University of California, Berkeley, 2006."},{"key":"1510_CR34","doi-asserted-by":"crossref","unstructured":"Bell N, Garland M. Implementing sparse matrix-vector multiplication on throughput-oriented processors. In Proc. Conference on High Performance Computing Networking, Storage and Analysis, November 2009, Article No.18.","DOI":"10.1145\/1654059.1654078"},{"key":"1510_CR35","doi-asserted-by":"crossref","unstructured":"Choi J W, Singh A, Vuduc R. Model-driven autotuning of sparse matrix-vector multiply on GPUs. In Proc. the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, January 2010, pp.115\u2013126.","DOI":"10.1145\/1693453.1693471"},{"key":"1510_CR36","doi-asserted-by":"crossref","unstructured":"Luo L, Wong M, Hwu W. An effective GPU implementation of breadth-first search. In Proc. the 47th Design Automation Conference (DAC), June 2010, pp.52-55.","DOI":"10.1145\/1837274.1837289"},{"key":"1510_CR37","doi-asserted-by":"crossref","unstructured":"Bo Z, Zheng-hui X, Wu R et al. Accelerating FDTD algorithm using GPU computing. In Proc. IEEE International Conference on Microwave Technology & Computational Electromagnetics, May 2011, pp.410-413.","DOI":"10.1109\/ICMTCE.2011.5915546"},{"key":"1510_CR38","unstructured":"Hennessy J L, Patterson D A. Computer Architecture: A Quantitative Approach (5th edition): Morgan Kaufmann, 2011."},{"issue":"7","key":"1510_CR39","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/MC.2008.209","volume":"41","author":"M Hill","year":"2008","unstructured":"Hill M, Marty M. Amdahl\u2019s law in the multicore era. IEEE Computer, 2008, 41(7): 33-38.","journal-title":"IEEE Computer"},{"issue":"5","key":"1510_CR40","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1147\/rd.515.0545","volume":"51","author":"MW Riley","year":"2007","unstructured":"Riley M W, Warnock J D, Wendel D F. Cell broadband engine processor: Design and implementation. IBM Journal of Research and Development, 2007, 51(5): 545-557.","journal-title":"IBM Journal of Research and Development"},{"issue":"4","key":"1510_CR41","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"JA Kahle","year":"2005","unstructured":"Kahle J A, Day M N, Hofstee H P et al. Introduction to the Cell multiprocessor. IBM Journal Research and Development, 2005, 49(4): 589-604.","journal-title":"IBM Journal Research and Development"},{"issue":"12","key":"1510_CR42","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2008.494","volume":"41","author":"DH Woo","year":"2008","unstructured":"Woo D H, Lee H H S. Extending Amdahl\u2019s law for energyefficient computing in the many-core era. IEEE Computer, 2008, 41(12): 24-31.","journal-title":"IEEE Computer"},{"key":"1510_CR43","doi-asserted-by":"crossref","unstructured":"Kumar R, Tullsen D M, Ranganathan P et al. Single-ISA heterogeneous multicore architectures for multithreaded workload performance. In Proc. the 31st Annual International Symposium on Computer Architecture, June 2004, pp. 64-75.","DOI":"10.1145\/1028176.1006707"},{"key":"1510_CR44","doi-asserted-by":"crossref","unstructured":"Yang Y, Xiang P, Mantor M et al. CPU-assisted GPGPU on fused CPU-GPU architectures. In Proc. the 18th IEEE International Symposium on High Performance Computer Architecture (HPCA), February 2012.","DOI":"10.1109\/HPCA.2012.6168948"},{"issue":"2","key":"1510_CR45","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MM.2012.2","volume":"32","author":"A Branover","year":"2012","unstructured":"Branover A, Foley D, Steinman M. AMD fusion APU: Llano. IEEE Micro, 2012, 32(2): 28-37.","journal-title":"IEEE Micro"},{"issue":"5","key":"1510_CR46","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MM.2011.89","volume":"31","author":"SW Keckler","year":"2011","unstructured":"Keckler S W, Dally W J, Khailany B et al. GPUs and the future of parallel computing. IEEE Micro, 2011, 31(5): 7-17.","journal-title":"IEEE Micro"},{"key":"1510_CR47","doi-asserted-by":"crossref","unstructured":"Khunjush F, Dimopoulos N J. Extended characterization of DMA transfers on the Cell BE processor. In Proc. IEEE International Symposium on Parallel and Distributed Processing, April 2008.","DOI":"10.1109\/IPDPS.2008.4536190"},{"key":"1510_CR48","doi-asserted-by":"crossref","unstructured":"Gebhart M, Keckler S W, Khailany B et al. Unifying primary cache, scratch, and register file memories in a throughput processor. In Proc. the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2012, pp.96-106.","DOI":"10.1109\/MICRO.2012.18"},{"issue":"3","key":"1510_CR49","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1145\/279361.279399","volume":"26","author":"SW Keckler","year":"1998","unstructured":"Keckler S W, Dally W J, Maskit D et al. Exploiting finegrain thread level parallelism on the MIT multi-ALU processor. ACM SIGARCH Computer Architecture News, 1998, 26(3): 306-317.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"1510_CR50","doi-asserted-by":"crossref","unstructured":"Korch M, Rauber T, Scholtes C. Memory-intensive applications on a many-core processor. In Proc. the 13th IEEE International Conference on High Performance Computing and Communications (HPCC), September 2011, pp.126-134.","DOI":"10.1109\/HPCC.2011.26"},{"key":"1510_CR51","doi-asserted-by":"crossref","unstructured":"Abell\u00e1n J L, Fern\u00e1ndez J, Acacio M E. Efficient hardware barrier synchronization in many-core CMPs. IEEE Transactions on Parallel and Distributed Systems, 2012, 23(8): 1453-1466.","DOI":"10.1109\/TPDS.2011.304"},{"key":"1510_CR52","doi-asserted-by":"crossref","unstructured":"WatkinsMA, Albonesi D H. ReMAP: A reconfigurable heterogeneous multicore architecture. In Proc. the 43rd IEEE International Symposium on Microarchitecture, Dec. 2010, pp. 497-508.","DOI":"10.1109\/MICRO.2010.15"},{"key":"1510_CR53","doi-asserted-by":"crossref","unstructured":"Yu L, Liu Z, Fan D et al. Study on fine-grained synchronization in many-core architecture. In Proc. the 10th ACIS International Conference on Software Engineering, Artificial Intelligences, Networking and Parallel\/Distributed Computing, May 2009, pp.524-529.","DOI":"10.1109\/SNPD.2009.61"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-015-1510-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-015-1510-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-015-1510-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,17]],"date-time":"2025-05-17T04:47:16Z","timestamp":1747457236000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-015-1510-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1]]}},"alternative-id":["1510"],"URL":"https:\/\/doi.org\/10.1007\/s11390-015-1510-9","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}