{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T16:00:25Z","timestamp":1711987225172},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1007\/s11390-016-1617-7","type":"journal-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T11:56:00Z","timestamp":1452167760000},"page":"137-146","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A Unified Buffering Management with Set Divisible Cache for PCM Main Memory"],"prefix":"10.1007","volume":"31","author":[{"given":"Mei-Ying","family":"Bian","sequence":"first","affiliation":[]},{"given":"Su-Kyung","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Jeong-Geun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sangjae","family":"Nam","sequence":"additional","affiliation":[]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,1,8]]},"reference":[{"key":"1617_CR1","unstructured":"Kim S, Chandra D, Solihin Y. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proc. the 13th International Conference on Parallel Architectures and Compilation Techniques, September 2004, pp.111-122."},{"issue":"6\/7","key":"1617_CR2","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1016\/j.micpro.2013.06.006","volume":"37","author":"IS Choi","year":"2013","unstructured":"Choi I S, Jang S I, Oh C H, Weems C C, Kim S D. A dynamic adaptive converter and management for PRAM-based main memory. Microprocessors and Microsystems, 2013, 37(6\/7): 554\u2013561.","journal-title":"Microprocessors and Microsystems"},{"key":"1617_CR3","author":"SI Jang","year":"2014","unstructured":"Jang S I, Yoon S K, Park K, Park G H, Kim S D. Data classification management with its interfacing structure for hybrid SLC\/MLC PRAM main memory. The Computer Journal, 2014, DOI 10.1093\/comjnl\/bxu133.","journal-title":"The Computer Journal"},{"key":"1617_CR4","doi-asserted-by":"crossref","unstructured":"Dhiman G, Ayoub R, Rosing T. PDRAM: A hybrid PRAM and DRAM main memory system. In Proc. the 46th ACM\/IEEE Design Automation Conference, July 2009, pp.664-669.","DOI":"10.1145\/1629911.1630086"},{"issue":"3\/4","key":"1617_CR5","first-page":"609","volume":"17","author":"SK Yoon","year":"2014","unstructured":"Yoon S K, Bian M Y, Kim S D. An integrated memory-disk system with buffering adapter and non-volatile memory. Design Automation for Embedded Systems, 2014, 17(3\/4): 609\u2013626.","journal-title":"Design Automation for Embedded Systems"},{"issue":"3","key":"1617_CR6","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/1555815.1555760","volume":"37","author":"MK Qureshi","year":"2009","unstructured":"Qureshi M K, Srinivasan V, Rivers J A. Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Computer Architecture News, 2009, 37(3): 24\u201333.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"1617_CR7","unstructured":"Jung K S, Park J W, Weems C C, Kim S D. A superblock based memory adapter using decoupled dual buffers for hiding the access latency of nonvolatile memory. In Proc. the World Congress on Engineering and Computer Science, October 2011, pp.802-807."},{"issue":"3","key":"1617_CR8","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1555815.1555758","volume":"37","author":"BC Lee","year":"2009","unstructured":"Lee B C, Ipek E, Mutlu O, Burger D. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Computer Architecture News, 2009, 37(3): 2\u201313.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"1617_CR9","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/L-CA.2012.24","volume":"12","author":"Y Joo","year":"2013","unstructured":"Joo Y, Park S. A hybrid PRAM and STT-RAM cache architecture for extending the lifetime of PRAM caches. IEEE Computer Architecture Letters, 2013, 12(2): 55\u201358.","journal-title":"IEEE Computer Architecture Letters"},{"key":"1617_CR10","doi-asserted-by":"crossref","unstructured":"Wang Z, Shan S, Cao T, Gu J, Xu Y, Mu S, Xie Y, Jim\u00e9nez D A. WADE: Write-back-aware dynamic cache management for NVM-based main memory system. ACM Transactions on Architecture and Code Optimization, 2013, 10(4): Article No. 51.","DOI":"10.1145\/2541228.2555307"},{"key":"1617_CR11","doi-asserted-by":"crossref","unstructured":"Fedorov V V, Qiu S, Narasimha Reddy A L, Gratz P V. ARI: Adaptive LLC-memory traffic management. ACM Transactions on Architecture and Code Optimization, 2013, 10(4): Article No. 46.","DOI":"10.1145\/2543697"},{"key":"1617_CR12","doi-asserted-by":"crossref","unstructured":"Saito S, Oikawa S. Exploration of non-volatile memory management in the OS kernel. In Proc. the 3rd International Conference on Networking and Computing, December 2012, pp.302-306.","DOI":"10.1109\/ICNC.2012.56"},{"key":"1617_CR13","doi-asserted-by":"crossref","unstructured":"Kim J K, Lee H G, Choi S, Bahng K I. A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems. In Proc. the 8th ACM International Conference on Embedded Software, October 2008, pp.31-40.","DOI":"10.1145\/1450058.1450064"},{"key":"1617_CR14","doi-asserted-by":"crossref","unstructured":"Byna S, Chen Y, Sun X H. A taxonomy of data pre-fetching mechanisms. In Proc. International Symposium on Parallel Architectures, Algorithms, and Networks, May 2008, pp.19-24.","DOI":"10.1109\/I-SPAN.2008.24"},{"issue":"1","key":"1617_CR15","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/MM.2005.6","volume":"25","author":"K Nesbit","year":"2005","unstructured":"Nesbit K, Smith J E. Data cache pre-fetching using a global history buffer. IEEE Micro, 2005, 25(1): 90\u201397.","journal-title":"IEEE Micro"},{"issue":"4","key":"1617_CR16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning J L. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 2006, 34(4): 1\u201317.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"1","key":"1617_CR17","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1145\/1241601.1241618","volume":"35","author":"JL Henning","year":"2007","unstructured":"Henning J L. SPEC CPU2006 memory footprint. ACM SIGARCH Computer Architecture News, 2007, 35(1): 84\u201389.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"1617_CR18","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/225830.223990","volume":"23","author":"SC Woo","year":"1995","unstructured":"Woo S C, Ohara M, Torrie E, Singh J P, Gupta A. The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH Computer Architecture News, 1995, 23(2): 24\u201336.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"1617_CR19","doi-asserted-by":"crossref","unstructured":"Bienia C, Kumar S, Li K. PARSEC vs. SPLASH-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. In Proc. IEEE International Symposium on Workload Characterization, September 2008, pp.47-56.","DOI":"10.1109\/IISWC.2008.4636090"},{"issue":"2","key":"1617_CR20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G et al. The gem5 simula-tor. ACM SIGARCH Computer Architecture News, 2011, 39(2): 1\u20137.","journal-title":"ACM SIGARCH Computer Architecture News"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-016-1617-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-016-1617-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-016-1617-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,3]],"date-time":"2019-09-03T03:50:45Z","timestamp":1567482645000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-016-1617-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,1]]}},"alternative-id":["1617"],"URL":"https:\/\/doi.org\/10.1007\/s11390-016-1617-7","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1]]}}}