{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T23:00:58Z","timestamp":1709420458491},"reference-count":72,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1007\/s11390-018-1807-6","type":"journal-article","created":{"date-parts":[[2018,1,30]],"date-time":"2018-01-30T02:44:48Z","timestamp":1517280288000},"page":"42-57","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Spear and Shield: Evolution of Integrated Circuit Camouflaging"],"prefix":"10.1007","volume":"33","author":[{"given":"Xue-Yan","family":"Wang","sequence":"first","affiliation":[]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Yi-Ci","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,1,26]]},"reference":[{"key":"1807_CR1","unstructured":"Qu G, Potkonjak M. Intellectual Property Protection in VLSI Designs: Theory and Practice. Kluwer Academic Publishers, 2003."},{"issue":"8","key":"1807_CR2","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","volume":"102","author":"M Rostami","year":"2014","unstructured":"Rostami M, Koushanfar F, Karri R. A primer on hardware security: Models, methods, and metrics. Proceedings of the IEEE, 2014, 102(8): 1283-1295.","journal-title":"Proceedings of the IEEE"},{"issue":"4","key":"1807_CR3","doi-asserted-by":"publisher","first-page":"763","DOI":"10.3390\/electronics4040763","volume":"4","author":"YE Jin","year":"2015","unstructured":"Jin Y E. Introduction to hardware security. Electronics, 2015, 4(4): 763-784.","journal-title":"Electronics"},{"issue":"5","key":"1807_CR4","doi-asserted-by":"publisher","first-page":"918","DOI":"10.1007\/s11390-014-1479-9","volume":"29","author":"YQ Lv","year":"2014","unstructured":"Lv Y Q, Zhou Q, Cai Y C, Qu G. Trusted integrated circuits: The problem and challenges. Journal of Computer Science and Technology, 2014, 29(5): 918-928.","journal-title":"Journal of Computer Science and Technology"},{"key":"1807_CR5","doi-asserted-by":"crossref","unstructured":"Quadir S E, Chen J L, Forte D, Asadizanjani N, Shahbazmohamadi S, Wang L, Chandy J, Tehranipoor M. A survey on chip to system reverse engineering. ACM Journal on Emerging Technologies in Computing Systems (JETC), 2016, 13(1): Article No. 6.","DOI":"10.1145\/2755563"},{"issue":"5","key":"1807_CR6","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MSPEC.2008.4505310","volume":"45","author":"S Adee","year":"2008","unstructured":"Adee S. The hunt for the kill switch. IEEE Spectrum, 2008, 45(5): 34-39.","journal-title":"IEEE Spectrum"},{"key":"1807_CR7","doi-asserted-by":"crossref","unstructured":"Qu G, Potkonjak M. Fingerprinting intellectual property using constraint-addition. In Proc. the 37th Annual Design Automation Conf., June 2000, pp.587-592.","DOI":"10.1145\/337292.337586"},{"key":"1807_CR8","doi-asserted-by":"crossref","unstructured":"Dunbar C, Qu G. Satisfiability Don\u2019t Care condition based circuit fingerprinting techniques. In Proc. the 20th Asia and South Pacific Design Automation Conf., January 2015, pp.815-820.","DOI":"10.1109\/ASPDAC.2015.7059111"},{"issue":"10","key":"1807_CR9","doi-asserted-by":"publisher","first-page":"1236","DOI":"10.1109\/43.952740","volume":"20","author":"AB Kahng","year":"2001","unstructured":"Kahng A B, Lach J, Mangione-Smith W H, Mantik S, Markov I L, Potkonjak M, Tucker P, Wang H, Wolfe G. Constraint-based watermarking techniques for design IP protection. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2001, 20(10): 1236-1252.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1807_CR10","doi-asserted-by":"crossref","unstructured":"Dunbar C, Qu G. A practical circuit fingerprinting method utilizing observability Don\u2019t Care conditions. In Proc. the 52nd ACM\/EDAC\/IEEE Design Automation Conf., June 2015.","DOI":"10.1145\/2744769.2744780"},{"key":"1807_CR11","unstructured":"Chow L W, Baukus J P, Wang B J, Cocchi R P. Camouflaging a standard cell based integrated circuit: US Patent 8151235, April 3, 2012. http:\/\/www.freepatentsonline.com\/8151235.html , Dec. 2017."},{"key":"1807_CR12","doi-asserted-by":"crossref","unstructured":"Rajendran J, Sam M, Sinanoglu O, Karri R. Security analysis of integrated circuit camouflaging. In Proc. ACM SIGSAC Conf. Computer & Communications Security, November 2013, pp.709-720.","DOI":"10.1145\/2508859.2516656"},{"key":"1807_CR13","doi-asserted-by":"crossref","unstructured":"Wang X Y, Gao M Z, Zhou Q, Cai Y C, Qu G. Gate camouflaging-based obfuscation. In Hardware Protection through Obfuscation, Forte D, Bhunia S, Tehranipoor M M (eds.), Springer, 2017, pp.89-102.","DOI":"10.1007\/978-3-319-49019-9_4"},{"key":"1807_CR14","doi-asserted-by":"crossref","unstructured":"Subramanyan P, Ray S, Malik S. Evaluating the security of logic encryption algorithms. In Proc. IEEE Int. Symp. Hardware Oriented Security and Trust, May 2015, pp.137-143.","DOI":"10.1109\/HST.2015.7140252"},{"key":"1807_CR15","doi-asserted-by":"crossref","unstructured":"Massad M E, Garg S, Tripunitara M V. Integrated circuit (IC) decamouflaging: Reverse engineering camouflaged ICs within minutes. In Proc. the 22nd Annual Network and Distributed System Security Symp., February 2015.","DOI":"10.14722\/ndss.2015.23218"},{"key":"1807_CR16","doi-asserted-by":"crossref","unstructured":"Liu D, Yu C X, Zhang X Y, Holcomb D. Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits. In Proc. Design Automation & Test in Europe Conf. Exhibition, March 2016, pp.433-438.","DOI":"10.3850\/9783981537079_0915"},{"key":"1807_CR17","doi-asserted-by":"crossref","unstructured":"Wang X Y, Zhou Q, Cai Y C, Qu G. Is the secure IC camouflaging really secure? In Proc. IEEE Int. Symp. Circuits and Systems, May 2016, pp.1710-1713.","DOI":"10.1109\/ISCAS.2016.7538897"},{"key":"1807_CR18","doi-asserted-by":"crossref","unstructured":"Liu B,Wang B. Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. In Proc. Design Automation & Test in Europe Conf. Exhibition, March 2014.","DOI":"10.7873\/DATE2014.256"},{"key":"1807_CR19","doi-asserted-by":"crossref","unstructured":"Wang X Y, Jia X T, Zhou Q, Cai Y C, Yang J L, Gao M Z, Qu G. Secure and low-overhead circuit obfuscation technique with multiplexers. In Proc. the 26th Edition on Great Lakes Symp. VLSI, May 2016, pp.133-136.","DOI":"10.1145\/2902961.2903000"},{"key":"1807_CR20","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Sinanoglu O, Rajendran J. Camoperturb: Secure IC camouflaging for minterm protection. In Proc. the 35th Int. Conf. Computer-Aided Design, November 2016, Article No. 29.","DOI":"10.1145\/2966986.2967012"},{"key":"1807_CR21","doi-asserted-by":"crossref","unstructured":"Li M, Shamsi K, Meade T, Zhao Z, Yu B, Jin Y E, Pan D Z. Provably secure camouflaging strategy for IC protection. In Proc. the 35th Int. Conf. Computer-Aided Design, November 2016, Article No. 28.","DOI":"10.1145\/2966986.2967065"},{"key":"1807_CR22","unstructured":"Chow L W, Baukas J P, Clark Jr W M. Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide. US Patent 20020096776, Jul. 25, 2002. http:\/\/www.freepatentsonline.com\/20020096776.pdf , Jan. 2018."},{"key":"1807_CR23","unstructured":"Baukus J P, Chow L W, Clark Jr W M. Method and apparatus using silicide layer for protecting integrated circuits from reverse engineering. US Patent 6117762, Sept. 12, 2000. http:\/\/www.freepatentsonline.com\/6117762.html , Dec. 2017."},{"key":"1807_CR24","unstructured":"Cocchi R P, Baukus J P, Wang B J, Chow L W, Ouyang P. Building block for a secure CMOS logic cell library. US Patent 8111089, Feb. 7, 2012. http:\/\/www.freepatentsonline.com\/8111089.html , Dec. 2017."},{"key":"1807_CR25","unstructured":"Chow L W, Clark Jr W M, Harbison G J, Baukus J P. Conductive channel pseudo block process and circuit to inhibit reverse engineering. US Patent 7049667, May 23, 2006. http:\/\/www.freepatentsonline.com\/8258583.html , Dec. 2017."},{"key":"1807_CR26","unstructured":"Clark Jr W M, Chow L W, Harbison G, Ouyang P. Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer. US Patent 8564073, Oct. 22, 2013. http:\/\/www.freepatentsonline.com\/8564073.html , Dec. 2017."},{"key":"1807_CR27","unstructured":"Clark Jr W M, Baukus J, Chow L W. Implanted hidden interconnections in a semiconductor device for preventing reverse engineering. US Patent 7166515, Jan. 23, 2007. http:\/\/www.freepatentsonline.com\/7166515.html , Dec. 2017."},{"issue":"1","key":"1807_CR28","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/JETCAS.2014.2372431","volume":"5","author":"B Liu","year":"2015","unstructured":"Liu B, Wang B. Reconfiguration-based VLSI design for security. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2015, 5(1): 98-108.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"issue":"1","key":"1807_CR29","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/s13389-013-0068-0","volume":"4","author":"GT Becker","year":"2014","unstructured":"Becker G T, Regazzoni F, Paar C, Burleson W P. Stealthy dopant-level hardware trojans: Extended version. Journal of Cryptographic Engineering, 2014, 4(1): 19-31.","journal-title":"Journal of Cryptographic Engineering"},{"key":"1807_CR30","unstructured":"Chow L W, Clark Jr W M, Baukus J P. Covert transformation of transistor properties as a circuit protection method. US Patent 7217977, May 15, 2007. http:\/\/www.freepatentsonline.com\/7217977.html , Dec. 2017."},{"key":"1807_CR31","doi-asserted-by":"crossref","unstructured":"Ma K S, Liu H C, Xiao Y, Zheng Y, Li X Q, Gupta S K, Xie Y, Narayanan V. Independently-controlled-gate Fin-FET 6T SRAM cell design for leakage current reduction and enhanced read access speed. In Proc. IEEE Computer Society Annual Symp. VLSI, July 2014, pp.296-301.","DOI":"10.1109\/ISVLSI.2014.25"},{"issue":"4","key":"1807_CR32","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1109\/JETCAS.2014.2361065","volume":"4","author":"B Sedighi","year":"2014","unstructured":"Sedighi B, Hu X S, Nahas J J, Niemier M. Nontraditional computation using beyond-CMOS tunneling devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2014, 4(4): 438-449.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"issue":"2","key":"1807_CR33","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"Lin S, Kim Y B, Lombardi F. CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnology, 2011, 10(2): 217-225.","journal-title":"IEEE Trans. Nanotechnology"},{"issue":"3","key":"1807_CR34","doi-asserted-by":"publisher","first-page":"951","DOI":"10.1109\/TED.2013.2238238","volume":"60","author":"P Zhao","year":"2013","unstructured":"Zhao P, Feenstra R M, Gu G, Jena D. SymFET: A proposed symmetric graphene tunneling field-effect transistor. IEEE Trans. Electron Devices, 2013, 60(3): 951-957.","journal-title":"IEEE Trans. Electron Devices"},{"issue":"5","key":"1807_CR35","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"L Chua","year":"1971","unstructured":"Chua L. Memristor\u2014the missing circuit element. IEEE Trans. Circuit Theory, 1971, 18(5): 507-519.","journal-title":"IEEE Trans. Circuit Theory"},{"issue":"7191","key":"1807_CR36","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1038\/nature06932","volume":"453","author":"DB Strukov","year":"2008","unstructured":"Strukov D B, Snider G S, Stewart D R, Williams R S. The missing memristor found. Nature, 2008, 453(7191): 80-83.","journal-title":"Nature"},{"key":"1807_CR37","doi-asserted-by":"crossref","unstructured":"Roy K, Sharad M, Fan D L, Yogendra K. Computing with spin-transfer-torque devices: Prospects and perspectives. In Proc. IEEE Computer Society Annual Symp. VLSI, July 2014, pp.398-402.","DOI":"10.1109\/ISVLSI.2014.120"},{"key":"1807_CR38","doi-asserted-by":"crossref","unstructured":"Chen A, Hu X S, Jin Y E, Niemier M, Yin X Z. Using emerging technologies for hardware security beyond PUFs. In Proc. Design Automation & Test in Europe Conf. Exhibition, March 2016, pp.1544-1549.","DOI":"10.3850\/9783981537079_0993"},{"key":"1807_CR39","doi-asserted-by":"crossref","unstructured":"Shamsi K, Jin Y. Security of emerging non-volatile memories: Attacks and defenses. In Proc. the 34th IEEE VLSI Test Symp., April 2016.","DOI":"10.1109\/VTS.2016.7477293"},{"key":"1807_CR40","doi-asserted-by":"crossref","unstructured":"Arafin M T, Qu G. RRAM based lightweight user authentication. In Proc. IEEE\/ACM Int. Conf. Computer-Aided Design, November 2015, pp.139-145.","DOI":"10.1109\/ICCAD.2015.7372561"},{"key":"1807_CR41","doi-asserted-by":"crossref","unstructured":"Arafin M T, Dunbar C, Qu G, McDonald N, Yan L. A survey on memristor modeling and security applications. In Proc. the 16th Int. Symp. Quality Electronic Design, March 2015, pp.440-447.","DOI":"10.1109\/ISQED.2015.7085466"},{"key":"1807_CR42","doi-asserted-by":"crossref","unstructured":"Winograd T, Salmani H, Mahmoodi H, Gaj K, Homayoun H. Hybrid STT-CMOS designs for reverse-engineering prevention. In Proc. the 53rd ACM\/EDAC\/IEEE Design Automation Conf., June 2016.","DOI":"10.1145\/2897937.2898099"},{"key":"1807_CR43","doi-asserted-by":"crossref","unstructured":"Bi Y, Shamsi K, Yuan J S, Gaillardon P E, De Micheli G, Yin X Z, Hu X S, Niemier M, Jin Y. Emerging technologybased design of primitives for hardware security. ACM Journal on Emerging Technologies in Computing Systems, 2016, 13(1): Article No. 3.","DOI":"10.1145\/2816818"},{"key":"1807_CR44","doi-asserted-by":"crossref","unstructured":"Bi Y, Gaillardon P E, Hu X S, Niemier M, Yuan J S, Jin Y. Leveraging emerging technology for hardware securitycase study on silicon nanowire fets and graphene symfets. In Proc. the 23rd IEEE Asian Test Symp., November 2014, pp.342-347.","DOI":"10.1109\/ATS.2014.69"},{"key":"1807_CR45","doi-asserted-by":"crossref","unstructured":"Shamsi K, Wen W J, Jin Y. Hardware security challenges beyond CMOS: Attacks and remedies. In Proc. IEEE Computer Society Annual Symp. VLSI, July 2016, pp.200-205.","DOI":"10.1109\/ISVLSI.2016.93"},{"key":"1807_CR46","doi-asserted-by":"crossref","unstructured":"Bobba S, De Marchi M, Leblebici Y, De Micheli G. Physical synthesis onto a sea-of-tiles with double-gate silicon nanowire transistors. In Proc. the 49th Annual Design Automation Conf., June 2012, pp.42-47.","DOI":"10.1145\/2228360.2228369"},{"key":"1807_CR47","unstructured":"Suzuki D, Natsui M, Ikeda S, Hasegawa H, Miura K, Hayakawa J, Endoh T, Ohno H, Hanyu T. Fabrication of a nonvolatile lookup-table circuit chip using magneto\/semiconductor-hybrid structure for an immediatepower-up field programmable gate array. In Proc. Symp. VLSI Circuits, June 2009, pp.80-81."},{"issue":"2","key":"1807_CR48","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/L-CA.2013.23","volume":"13","author":"H Mahmoodi","year":"2014","unstructured":"Mahmoodi H, Lakshmipuram S S, Arora M, Asgarieh Y, Homayoun H, Lin B, Tullsen D M. Resistive computation: A critique. IEEE Computer Architecture Letters, 2014, 13(2): 89-92.","journal-title":"IEEE Computer Architecture Letters"},{"key":"1807_CR49","doi-asserted-by":"crossref","unstructured":"Rajendran J, Sinanoglu O, Karri R. VLSI testing based security metric for IC camouflaging. In Proc. IEEE Int. Test Conf., September 2013.","DOI":"10.1109\/TEST.2013.6651879"},{"issue":"9","key":"1807_CR50","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/43.536711","volume":"15","author":"HK Lee","year":"1996","unstructured":"Lee H K, Ha D S. HOPE: An efficient parallel fault simulator for synchronous sequential circuits. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 1996, 15(9): 1048-1058.","journal-title":"Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1807_CR51","unstructured":"Jarvis R W, Mcintyre M G. Split manufacturing method for advanced semiconductor circuits. US Patent 7195931, March 27, 2007. http:\/\/www.freepatentsonline.com\/7195931.html , Dec. 2017."},{"key":"1807_CR52","unstructured":"Imeson F, Emtenan A, Garg S, Tripunitara M V. Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation. In Proc. the 22nd USENIX Conf. Security, August 2013, pp.495-510."},{"issue":"4","key":"1807_CR53","doi-asserted-by":"publisher","first-page":"611","DOI":"10.1109\/TCAD.2012.2227257","volume":"32","author":"J Valamehr","year":"2013","unstructured":"Valamehr J, Sherwood T, Kastner R, Marangoni-Simonsen D, Huffmire T, Irvine C, Levin T. A 3-D split manufacturing approach to trustworthy system development. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2013, 32(4): 611-615.","journal-title":"Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1807_CR54","doi-asserted-by":"crossref","unstructured":"Rajendran J, Sinanoglu O, Karri R. Is split manufacturing secure? In Proc. Design Automation & Test in Europe Conf. Exhibition, March 2013, pp.1259-1264.","DOI":"10.7873\/DATE.2013.261"},{"key":"1807_CR55","doi-asserted-by":"crossref","unstructured":"Vaidyanathan K, Liu R Z, Sumbul E, Zhu Q L, Franchetti F, Pileggi L. Efficient and secure intellectual property (IP) design with split fabrication. In Proc. IEEE Int. Symp. Hardware-Oriented Security and Trust, May 2014, pp.13-18.","DOI":"10.1109\/HST.2014.6855561"},{"key":"1807_CR56","doi-asserted-by":"crossref","unstructured":"Jagasivamani M, Gadfort P, Sika M, Bajura M, Fritze M. Split-fabrication obfuscation: Metrics and techniques. In Proc. IEEE Int. Symp. Hardware-Oriented Security and Trust, May 2014, pp.7-12.","DOI":"10.1109\/HST.2014.6855560"},{"key":"1807_CR57","doi-asserted-by":"crossref","unstructured":"Roy J A, Koushanfar F, Markov I L. EPIC: Ending piracy of integrated circuits. In Proc. Design Automation and Test in Europe, March 2008, pp.1069-1074.","DOI":"10.1109\/DATE.2008.4484823"},{"key":"1807_CR58","doi-asserted-by":"crossref","unstructured":"Rajendran J, Pino Y, Sinanoglu O, Karri R. Security analysis of logic obfuscation. In Proc. the 49th ACM\/EDAC\/IEEE Design Automation Conf. June 2012, pp.83-89.","DOI":"10.1145\/2228360.2228377"},{"issue":"1","key":"1807_CR59","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MDT.2010.24","volume":"27","author":"A Baumgarten","year":"2010","unstructured":"Baumgarten A, Tyagi A, Zambreno J. Preventing IC piracy using reconfigurable logic barriers. IEEE Design & Test of Computers, 2010, 27(1): 66-75.","journal-title":"IEEE Design & Test of Computers"},{"key":"1807_CR60","unstructured":"Alkabani Y M, Koushanfar F. Active hardware metering for intellectual property protection and security. In Proc. the 16th USENIX Security Symp., August 2007."},{"issue":"10","key":"1807_CR61","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty R S, Bhunia S. HARPOON: An obfuscationbased SoC design methodology for hardware protection. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2009, 28(10): 1493-1502.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1807_CR62","doi-asserted-by":"crossref","unstructured":"Zamanzadeh S, Jahanian A. Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering. In Proc. the 21st IFIP\/IEEE Int. Conf. Very Large Scale Integration, October 2013, pp.52-53.","DOI":"10.1109\/VLSI-SoC.2013.6673245"},{"issue":"9","key":"1807_CR63","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","volume":"35","author":"M Yasin","year":"2016","unstructured":"Yasin M, Rajendran J J, Sinanoglu O, Karri R. On improving the security of logic locking. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(9): 1411-1424.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1807_CR64","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Rajendran J J V, Sinanoglu O. Sarlock: SAT attack resistant logic locking. In Proc. IEEE Int. Symp. Hardware Oriented Security and Trust, May 2016, pp.236-241.","DOI":"10.1109\/HST.2016.7495588"},{"key":"1807_CR65","doi-asserted-by":"crossref","unstructured":"Suh G E, Devadas S. Physical unclonable functions for device authentication and secret key generation. In Proc. the 44th ACM\/IEEE Design Automation Conf., June 2007, pp.9-14.","DOI":"10.1109\/DAC.2007.375043"},{"issue":"8","key":"1807_CR66","doi-asserted-by":"publisher","first-page":"1126","DOI":"10.1109\/JPROC.2014.2320516","volume":"102","author":"C Herder","year":"2014","unstructured":"Herder C, Yu M D, Koushanfar F, Devadas S. Physical unclonable functions and applications: A tutorial. Proceedings of the IEEE, 2014, 102(8): 1126-1141.","journal-title":"Proceedings of the IEEE"},{"key":"1807_CR67","doi-asserted-by":"crossref","unstructured":"Yamamoto D, Takenaka M, Sakiyama K, Torii N. A technique using PUFs for protecting circuit layout designs against reverse engineering. In Proc. the 9th International Workshop on Security, August 2014, pp.158-173.","DOI":"10.1007\/978-3-319-09843-2_13"},{"key":"1807_CR68","doi-asserted-by":"crossref","unstructured":"Wendt J B, Potkonjak M. Hardware obfuscation using PUFbased logic. In Proc. IEEE\/ACM Int. Conf. Computer- Aided Design, November 2014, pp.270-277.","DOI":"10.1109\/ICCAD.2014.7001362"},{"key":"1807_CR69","doi-asserted-by":"crossref","unstructured":"Lee J W, Lim D, Gassend B, Suh G E, Van Dijk M, Devadas S. A technique to build a secret key in integrated circuits for identification and authentication applications. In Proc. Symp. VLSI Circuits Digest of Technical Papers, June 2004, pp.176-179.","DOI":"10.1109\/VLSIC.2004.1346548"},{"issue":"4","key":"1807_CR70","doi-asserted-by":"publisher","first-page":"664","DOI":"10.1007\/s11390-014-1458-1","volume":"29","author":"JL Zhang","year":"2014","unstructured":"Zhang J L, Qu G, Lv Y Q, Zhou Q. A survey on silicon PUFs and recent advances in ring oscillator PUFs. Journal of Computer Science and Technology, 2014, 29(4): 664-678.","journal-title":"Journal of Computer Science and Technology"},{"key":"1807_CR71","doi-asserted-by":"crossref","unstructured":"Forte D, Bhunia S, Tehranipoor M M. Hardware Protection through Obfuscation. Springer, 2017.","DOI":"10.1007\/978-3-319-49019-9"},{"key":"1807_CR72","doi-asserted-by":"crossref","unstructured":"Yasin M, Sinanoglu O. Transforming between logic locking and IC camouflaging. In Proc. the 10th Int. Design & Test Symp., December 2015.","DOI":"10.1109\/IDT.2015.7396725"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11390-018-1807-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-018-1807-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-018-1807-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T23:19:01Z","timestamp":1570663141000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11390-018-1807-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":72,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,1]]}},"alternative-id":["1807"],"URL":"https:\/\/doi.org\/10.1007\/s11390-018-1807-6","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]},"assertion":[{"value":"22 March 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 November 2017","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 January 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}