{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,23]],"date-time":"2023-09-23T22:29:40Z","timestamp":1695508180659},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T00:00:00Z","timestamp":1601424000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,9,30]],"date-time":"2020-09-30T00:00:00Z","timestamp":1601424000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1007\/s11390-020-9708-x","type":"journal-article","created":{"date-parts":[[2020,10,29]],"date-time":"2020-10-29T13:03:09Z","timestamp":1603976589000},"page":"1198-1216","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Evaluating and Constraining Hardware Assertions with Absent Scenarios"],"prefix":"10.1007","volume":"35","author":[{"given":"Hui-Na","family":"Chao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua-Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyu","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian-Cheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao-Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,9,30]]},"reference":[{"key":"9708_CR1","doi-asserted-by":"crossref","unstructured":"Vasudevan S, Sheridan D, Tcheng D, Tuohy B, Johnson D. GoldMine: Automatic assertion generation using data mining and static analysis. In Proc. the 13th Int. Conf. Design, Automation & Test in Europe, March 2010, pp.626-629.","DOI":"10.1109\/DATE.2010.5457129"},{"issue":"6","key":"9708_CR2","doi-asserted-by":"publisher","first-page":"952","DOI":"10.1109\/TCAD.2013.2241176","volume":"32","author":"S Hertz","year":"2013","unstructured":"Hertz S, Sheridan D, Vasudevan S. Mining hardware assertions with guidance from static analysis. IEEE Trans. Computer Aided Design, 2013, 32(6): 952-965.","journal-title":"IEEE Trans. Computer Aided Design"},{"key":"9708_CR3","doi-asserted-by":"crossref","unstructured":"Sheridan D, Liu L, Kim H, Vasudevan S. A coverage guided mining approach for automatic generation of succinct assertions. In Proc. the 27th Int. Conf. VLSI Design, January 2014, pp.68-73.","DOI":"10.1109\/VLSID.2014.19"},{"key":"9708_CR4","doi-asserted-by":"crossref","unstructured":"Liu L, Lin C H, Vasudevan S. Word level feature discovery to enhance quality of assertion mining. In Proc. the 15th Int. Conf. Computer-Aided Design, March 2012, pp.210-217.","DOI":"10.1145\/2429384.2429424"},{"key":"9708_CR5","doi-asserted-by":"crossref","unstructured":"Chang P, Wang L C. Automatic assertion extraction via sequential data mining of simulation traces. In Proc. the 15th Int. Conf. Asia and South Pacific Design Automation, January 2010, pp.607-612.","DOI":"10.1109\/ASPDAC.2010.5419813"},{"key":"9708_CR6","doi-asserted-by":"crossref","unstructured":"Bertasi M, Guglielmo G, Pravadelli G. Automatic generation of compact formal properties for effective error detection. In Proc. the 11th Int. Conf. Hardware\/Software Codesign and System Synthesis, September 2013, pp.1-10.","DOI":"10.1109\/CODES-ISSS.2013.6659015"},{"key":"9708_CR7","doi-asserted-by":"crossref","unstructured":"Danese A, Ghasempouri T, Pravadelli G. Automatic extraction of assertions from execution traces of behavioural models. In Proc. the 18th Int. Conf. Design, Automation & Test in Europe, March 2015, pp.67\u201372.","DOI":"10.7873\/DATE.2015.0110"},{"key":"9708_CR8","doi-asserted-by":"crossref","unstructured":"Danese A, Filini F, Pravadelli G. A time-window based approach for dynamic assertions mining on control signals. In Proc. the 23rd Int. Conf. Very Large Scale Integration, October 2015, pp. 246-251.","DOI":"10.1109\/VLSI-SoC.2015.7314424"},{"key":"9708_CR9","doi-asserted-by":"crossref","unstructured":"Danese A, Pravadelli G, Zandon\u00e0 I. Automatic generation of power state machines through dynamic mining of temporal assertions. In Proc. the 19th Int. Conf. Design, Automation & Test in Europe, March 2016, pp.606\u2013611.","DOI":"10.3850\/9783981537079_0278"},{"key":"9708_CR10","doi-asserted-by":"crossref","unstructured":"Ciesielski M, Yu C, Brown W, Liu D. Verification of gate-level arithmetic circuits by function extraction. In Proc. the 52nd Int. Conf. Design Automation, June 2015.","DOI":"10.1145\/2744769.2744925"},{"key":"9708_CR11","doi-asserted-by":"crossref","unstructured":"Hanafy M, Said H, Wahba A M. Complete properties extraction from simulation traces for assertions auto-generation. In Proc. the 24th Int. Conf. North Atlantic Test Workshop, May 2015.","DOI":"10.1109\/NATW.2015.8"},{"key":"9708_CR12","doi-asserted-by":"crossref","unstructured":"Hanafy M, Said H, Wahba A M. New methodology for digital design properties extraction from simulation traces. In Proc. the 10th Int. Conf. Computer Engineering & Systems, December 2015.","DOI":"10.1109\/ICCES.2015.7393026"},{"key":"9708_CR13","doi-asserted-by":"crossref","unstructured":"Ghasempouri T, Pravadelli G. On the estimation of assertion interestingness. In Proc. the 23rd Int. Conf. Very Large Scale Integration, October 2015, pp.325-330.","DOI":"10.1109\/VLSI-SoC.2015.7314438"},{"issue":"12","key":"9708_CR14","doi-asserted-by":"publisher","first-page":"1978","DOI":"10.1109\/TCAD.2013.2276627","volume":"32","author":"S Mitra","year":"2013","unstructured":"Mitra S, Banerjee A, Dasgupta P, Kumar H. Counterexample ranking using mined invariants. IEEE Trans. Computer Aided Design, 2013, 32(12): 1978\u20131991.","journal-title":"IEEE Trans. Computer Aided Design"},{"key":"9708_CR15","doi-asserted-by":"crossref","unstructured":"Chao H, Li H, Song X, Wang T, Li X. On evaluating and constraining assertions using conflicts in absent scenarios. In Proc. the 26th Int. Conf. Asian Test Symposium, November 2017, pp.195-200.","DOI":"10.1109\/ATS.2017.45"},{"issue":"2","key":"9708_CR16","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/32.908957","volume":"27","author":"M Ernst","year":"2001","unstructured":"Ernst M, Cockrell J, Griswold W, Notkin D. Dynamically discovering likely program invariants to support program evolution. IEEE Trans. Software Engineering, 2001, 27(2): 99\u2013123.","journal-title":"IEEE Trans. Software Engineering"},{"key":"9708_CR17","doi-asserted-by":"crossref","unstructured":"Hoskote Y, Kam T, Ho P H, Zhao X. Coverage estimation for symbolic model checking. In Proc. the 36th Int. Conf. Design Automation, June 1999, pp.300\u2013305.","DOI":"10.1145\/309847.309936"},{"key":"9708_CR18","doi-asserted-by":"crossref","unstructured":"Jayakumar N, Purandare M, Somenzi F. Dos and Don\u2019ts of CTL state coverage estimation. In Proc. the 40th Int. Conf. Design Automation, June 2003, pp.292\u2013295.","DOI":"10.1145\/775832.775908"},{"key":"9708_CR19","doi-asserted-by":"crossref","unstructured":"Chao H, Li H, Wang T, Li X. An accurate algorithm for computing mutation coverage in model checking. In Proc. the 2016 IEEE International Test Conference, November 2016.","DOI":"10.1109\/TEST.2016.7805864"},{"key":"9708_CR20","doi-asserted-by":"crossref","unstructured":"Haedicke F, Gro\u00dfe D, Drechsler R. A guiding coverage metric for formal verification. In Proc. the 15th Int. Conf. Design, Automation & Test in Europe, March 2012, pp.617- 622.","DOI":"10.1109\/DATE.2012.6176546"},{"issue":"4","key":"9708_CR21","doi-asserted-by":"publisher","first-page":"528","DOI":"10.1109\/TC.2007.1012","volume":"56","author":"A Fedeli","year":"2007","unstructured":"Fedeli A, Fummi F, Pravadelli G. Properties incompleteness evaluation by functional verification. IEEE Trans. Computers, 2007, 56(4): 528-544.","journal-title":"IEEE Trans. Computers"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-020-9708-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-020-9708-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-020-9708-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T01:07:31Z","timestamp":1632964051000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-020-9708-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,30]]},"references-count":21,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["9708"],"URL":"https:\/\/doi.org\/10.1007\/s11390-020-9708-x","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,30]]},"assertion":[{"value":"10 May 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 September 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 September 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}