{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T10:36:14Z","timestamp":1772706974207,"version":"3.50.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T00:00:00Z","timestamp":1632960000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T00:00:00Z","timestamp":1632960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1007\/s11390-021-0846-6","type":"journal-article","created":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T14:02:58Z","timestamp":1635343378000},"page":"1102-1117","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Machine Learning Aided Key-Guessing Attack Paradigm Against Logic Block Encryption"],"prefix":"10.1007","volume":"36","author":[{"given":"Yi","family":"Zhong","sequence":"first","affiliation":[]},{"given":"Jian-Hua","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Xiao-Xin","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Xiao-Le","family":"Cui","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,9,30]]},"reference":[{"key":"846_CR1","doi-asserted-by":"publisher","unstructured":"Bhunia S, Tehranipoor M. Introduction to hardware security. In Hardware Security: A Hands-on Learning Approach (1st edition), Bhunia S, Tehranipoor M (eds.), Morgan Kaufmann, 2019, pp.1-20. https:\/\/doi.org\/10.1016\/B978-0-12-812477-2.00006-X.","DOI":"10.1016\/B978-0-12-812477-2.00006-X"},{"issue":"8","key":"846_CR2","doi-asserted-by":"publisher","first-page":"1266","DOI":"10.1109\/JPROC.2014.2332154","volume":"102","author":"J Rajendran","year":"2014","unstructured":"Rajendran J, Sinanoglu O, Karri R. Regaining trust in VLSI design: Design-for-trust techniques. Proceedings of the IEEE, 2014, 102(8): 1266-1282. https:\/\/doi.org\/10.1109\/JPROC.2014.2332154.","journal-title":"Proceedings of the IEEE"},{"key":"846_CR3","doi-asserted-by":"publisher","unstructured":"Hospodar G, Gierlichs B, Mulder E D, Verbauwhede I, Vandewalle J. Machine learning in side-channel analysis: A first study. Journal of Cryptographic Engineering, 2011, 1(4): Article No. 293. https:\/\/doi.org\/10.1007\/s13389-011-0023-x.","DOI":"10.1007\/s13389-011-0023-x"},{"key":"846_CR4","doi-asserted-by":"publisher","unstructured":"Gilmore R, Hanley N, O'Neill M. Neural network based attack on a masked implementation of AES. In Proc. the 2015 IEEE International Symposium on Hardware Oriented Security and Trust, May 2015, pp.106-111. https:\/\/doi.org\/10.1109\/HST.2015.7140247.","DOI":"10.1109\/HST.2015.7140247"},{"key":"846_CR5","doi-asserted-by":"publisher","unstructured":"Maghrebi H, Portigliatti T, Prouff E. Breaking cryptographic implementations using deep learning techniques. In Proc. the 2016 International Conference on Security, Privacy, and Applied Cryptography Engineering, December 2016, pp.3-26. https:\/\/doi.org\/10.1007\/978-3-319-49445-6_1.","DOI":"10.1007\/978-3-319-49445-6_1"},{"key":"846_CR6","doi-asserted-by":"publisher","unstructured":"Das D, Golder A, Danial J, Ghosh S, Raychowdhury A, Sen S. X-DeepSCA: Cross-device deep learning side channel attack. In Proc. the 56th ACM\/IEEE Design Automation Conference, June 2019, Article No. 134. https:\/\/doi.org\/10.1145\/3316781.3317934.","DOI":"10.1145\/3316781.3317934"},{"key":"846_CR7","doi-asserted-by":"publisher","unstructured":"Das D, Danial J, Golder A, Ghosh S, Wdhury A R, Sen S. Deep learning side-channel attack resilient AES-256 using current domain signature attenuation in 65nm CMOS. In Proc. the 2020 IEEE Custom Integrated Circuits Conference, March 2020. https:\/\/doi.org\/10.1109\/CICC48029.2020.9075889.","DOI":"10.1109\/CICC48029.2020.9075889"},{"issue":"3","key":"846_CR8","doi-asserted-by":"publisher","first-page":"794","DOI":"10.1109\/JSSC.2019.2953855","volume":"55","author":"WW Shan","year":"2020","unstructured":"Shan W W, Zhang S, Xu J M, Lu M Y, Shi L X, Yang J. Machine learning assisted side-channel-attack counter-measure and its application on a 28-nm AES circuit. IEEE Journal of Solid-State Circuits, 2020, 55(3): 794-804. https:\/\/doi.org\/10.1109\/JSSC.2019.2953855.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"846_CR9","doi-asserted-by":"publisher","unstructured":"Roy J A, Koushanfar F, Markov I L. EPIC: Ending piracy of integrated circuits. In Proc. the 2008 Design, Automation and Test in Europe, March 2008, pp.1069-1074. https:\/\/doi.org\/10.1109\/DATE.2008.4484823.","DOI":"10.1109\/DATE.2008.4484823"},{"issue":"2","key":"846_CR10","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran J, Zhang H, Zhang C, Rose G S, Pino Y, Sinanoglu O, Karri R. Fault analysis-based logic encryption. IEEE Transactions on Computers, 2015, 64(2): 410-424. https:\/\/doi.org\/10.1109\/TC.2013.193.","journal-title":"IEEE Transactions on Computers"},{"key":"846_CR11","doi-asserted-by":"publisher","unstructured":"Pritika K, Vinodhini M. Logic encryption of combinational circuits. In Proc. the 3rd International Conference on Electronics, Materials Engineering & Nano-Technology, August 2019. https:\/\/doi.org\/10.1109\/IEMENTech48150.2019.8981198.","DOI":"10.1109\/IEMENTech48150.2019.8981198"},{"key":"846_CR12","doi-asserted-by":"publisher","unstructured":"Kiryakina M A, Kuzmicheva S A, Ivanov M A. Encrypted PRNG by logic encryption. In Proc. the 2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering, January 2020, pp.356-358. https:\/\/doi.org\/10.1109\/EIConRus49466.2020.9038921.","DOI":"10.1109\/EIConRus49466.2020.9038921"},{"key":"846_CR13","unstructured":"Karmakar R, Chatopadhyay S, Kapur R. Encrypt flip-flop: A novel logic encryption technique for sequential circuits. arXiv:1801.04961, 2018. https:\/\/arxiv.org\/abs\/1801.04961, January 2021."},{"key":"846_CR14","doi-asserted-by":"publisher","unstructured":"\u0160i\u0161ejkovi\u0107 D, Merchant F, Leupers R, Ascheid G, Kegreiss S. Inter-Lock: Logic encryption for processor cores beyond module boundaries. In Proc. the 2019 IEEE European Test Symposium, May 2019. https:\/\/doi.org\/10.1109\/ETS.2019.8791528.","DOI":"10.1109\/ETS.2019.8791528"},{"key":"846_CR15","doi-asserted-by":"publisher","unstructured":"Karmakar R, Prasad N, Chattopadhyay S, Kapur R, Sengupta I. A new logic encryption strategy ensuring key interdependency. In Proc. the 30th International Conference on VLSI Design and the 16th International Conference on Embedded Systems, January 2017, pp.429-434. https:\/\/doi.org\/10.1109\/VLSID.2017.29.","DOI":"10.1109\/VLSID.2017.29"},{"key":"846_CR16","doi-asserted-by":"publisher","unstructured":"Juretus K, Savidis I. Reduced overhead gate level logic encryption. In Proc. the 2016 International Great Lakes Symposium on VLSI, May 2016, pp.15-20. https:\/\/doi.org\/10.1145\/2902961.2902972.","DOI":"10.1145\/2902961.2902972"},{"key":"846_CR17","doi-asserted-by":"publisher","unstructured":"Chen X M, Liu Q Y, Wang Y, Xu Q, Yang H Z. Low-overhead implementation of logic encryption using gate replacement techniques. In Proc. the 18th International Symposium on Quality Electronic Design, March 2017, pp.257-263. https:\/\/doi.org\/10.1109\/ISQED.2017.7918325.","DOI":"10.1109\/ISQED.2017.7918325"},{"key":"846_CR18","doi-asserted-by":"publisher","unstructured":"Yasin M, Mazumdar B, Ali S S, Sinanoglu O. Security analysis of logic encryption against the most effective side-channel attack: DPA. In Proc. the 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, October 2015, pp.97-102. https:\/\/doi.org\/10.1109\/DFT.2015.7315143.","DOI":"10.1109\/DFT.2015.7315143"},{"issue":"9","key":"846_CR19","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","volume":"35","author":"M Yasin","year":"2016","unstructured":"Yasin M, Rajendran J, Sinanoglu O, Karri R. On improving the security of logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(9): 1411-1424. https:\/\/doi.org\/10.1109\/TCAD.2015.2511144.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"846_CR20","doi-asserted-by":"publisher","unstructured":"Lee Y W, Touba N A. Improving logic obfuscation via logic cone analysis. In Proc. the 16th Latin-American Test Symposium, March 2015. https:\/\/doi.org\/10.1109\/LATW.2015.7102410.","DOI":"10.1109\/LATW.2015.7102410"},{"issue":"6","key":"846_CR21","doi-asserted-by":"publisher","first-page":"961","DOI":"10.1109\/TCAD.2015.2404876","volume":"34","author":"SM Plaza","year":"2015","unstructured":"Plaza S M, Markov I L. Solving the third-shift problem in IC piracy with test-aware logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34(6): 961-971. https:\/\/doi.org\/10.1109\/TCAD.2015.2404876.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"846_CR22","doi-asserted-by":"publisher","unstructured":"Subramanyan P, Ray S, Malik S. Evaluating the security of logic encryption algorithms. In Proc. the 2015 IEEE International Symposium on Hardware Oriented Security and Trust, May 2015, pp.137-143. https:\/\/doi.org\/10.1109\/HST.2015.7140252.","DOI":"10.1109\/HST.2015.7140252"},{"key":"846_CR23","doi-asserted-by":"publisher","unstructured":"Yasin M, Mazumdar B, Rajendran J, Sinanoglu O. SAR-Lock: SAT attack resistant logic locking. In Proc. the 2016 IEEE International Symposium on Hardware Oriented Security and Trust, May 2016, pp.236-241. https:\/\/doi.org\/10.1109\/HST.2016.7495588.","DOI":"10.1109\/HST.2016.7495588"},{"issue":"2","key":"846_CR24","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2018.2801220","volume":"38","author":"Y Xie","year":"2019","unstructured":"Xie Y, Srivastava A. Anti-SAT: Mitigating SAT attack on logic locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, 38(2): 199-207. https:\/\/doi.org\/10.1109\/TCAD.2018.2801220.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"846_CR25","doi-asserted-by":"publisher","unstructured":"Chen Y C. Tree-based logic encryption for resisting SAT attack. In Proc. the 26th IEEE Asian Test Symposium, November 2017, pp.46-51. https:\/\/doi.org\/10.1109\/ATS.2017.21.","DOI":"10.1109\/ATS.2017.21"},{"key":"846_CR26","doi-asserted-by":"publisher","unstructured":"Shen Y Q, Rezaei A, Zhou H. SAT-based bit-flipping attack on logic encryptions. In Proc. the 2018 Design, Automation & Test in Europe Conference & Exhibition, March 2018, pp.629-632. https:\/\/doi.org\/10.23919\/DATE.2018.8342086.","DOI":"10.23919\/DATE.2018.8342086"},{"key":"846_CR27","doi-asserted-by":"publisher","unstructured":"Shen Y Q, Li Y, Kong S Y, Rezaei A, Zhou H. SigAttack: New high-level SAT-based attack on logic encryptions. In Proc. the 2019 Design, Automation & Test in Europe Conference & Exhibition, March 2019, pp.940-943. https:\/\/doi.org\/10.23919\/DATE.2019.8714924.","DOI":"10.23919\/DATE.2019.8714924"},{"key":"846_CR28","doi-asserted-by":"publisher","unstructured":"Kasarabada Y, Chen S Y, Vemuri R. On SAT-based attacks on encrypted sequential logic circuits. In Proc. the 20th International Symposium on Quality Electronic Design, March 2019, pp.204-211. https:\/\/doi.org\/10.1109\/ISQED.2019.8697421.","DOI":"10.1109\/ISQED.2019.8697421"},{"key":"846_CR29","doi-asserted-by":"publisher","unstructured":"Rajendran J, Pino Y, Sinanoglu O, Karri R. Logic encryption: A fault analysis perspective. In Proc. the 2012 Design, Automation & Test in Europe Conference & Exhibition, March 2012, pp.953-958. https:\/\/doi.org\/10.1109\/DATE.2012.6176634.","DOI":"10.1109\/DATE.2012.6176634"},{"key":"846_CR30","doi-asserted-by":"publisher","unstructured":"Karmakar R, Chattopadhyay S, Kapur R. Enhancing security of logic encryption using embedded key generation unit. In Proc. the 2017 International Test Conference in Asia (ITC-Asia), September 2017, pp.131-136. https:\/\/doi.org\/10.1109\/ITC-ASIA.2017.8097127.","DOI":"10.1109\/ITC-ASIA.2017.8097127"},{"key":"846_CR31","doi-asserted-by":"publisher","unstructured":"Mobaraki S, Amirkhani A, Atani R E. A novel PUF based logic encryption technique to prevent SAT attacks and trojan insertion. In Proc. the 9th International Symposium on Telecommunications, December 2018, pp.507-513. https:\/\/doi.org\/10.1109\/ISTEL.2018.8661086.","DOI":"10.1109\/ISTEL.2018.8661086"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-021-0846-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-021-0846-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-021-0846-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T15:13:33Z","timestamp":1635347613000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-021-0846-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,30]]},"references-count":31,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2021,10]]}},"alternative-id":["846"],"URL":"https:\/\/doi.org\/10.1007\/s11390-021-0846-6","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,30]]},"assertion":[{"value":"29 July 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 August 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 September 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}