{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,11]],"date-time":"2022-04-11T04:25:39Z","timestamp":1649651139747},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T00:00:00Z","timestamp":1632960000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,9,30]],"date-time":"2021-09-30T00:00:00Z","timestamp":1632960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1007\/s11390-021-0898-7","type":"journal-article","created":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T14:02:58Z","timestamp":1635343378000},"page":"1145-1154","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Inversion Optimization Strategy Based on Primitives with Complement Attributes"],"prefix":"10.1007","volume":"36","author":[{"given":"Hui-Ming","family":"Tian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhu-Fei","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,9,30]]},"reference":[{"issue":"8","key":"898_CR1","doi-asserted-by":"publisher","first-page":"1621","DOI":"10.1109\/TCAD.2019.2925392","volume":"39","author":"Z Chu","year":"2020","unstructured":"Chu Z, Soeken M, Xia Y et al. Advanced functional decomposition using majority and its applications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020, 39(8): 1621-1634. https:\/\/doi.org\/10.1109\/TCAD.2019.2925392.","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"898_CR2","doi-asserted-by":"publisher","unstructured":"Mishchenko A, Chatterjee S, Brayton R. DAG-aware AIG rewriting: A fresh look at combinational logic synthesis. In Proc. the 43rd ACM\/IEEE Design Automation Conference, Jul. 2006, pp.532-535. https:\/\/doi.org\/10.1145\/1146909.1147048.","DOI":"10.1145\/1146909.1147048"},{"issue":"1","key":"898_CR3","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1109\/JPROC.2018.2869760","volume":"107","author":"E Testa","year":"2018","unstructured":"Testa E, Soeken M, Amar\u00fa L G, De Micheli G. Logic synthesis for established and emerging computing. Proceedings of the IEEE, 2018, 107(1): 165-184. https:\/\/doi.org\/10.1109\/JPROC.2018.2869760.","journal-title":"Proceedings of the IEEE"},{"key":"898_CR4","doi-asserted-by":"publisher","unstructured":"Lent C S, Tougaw P D, Porod W, Bernstein G H. Quantum cellular automata. Nanotechnology, 1993, 4(1): Article No. 49. https:\/\/doi.org\/10.1088\/0957-4484\/4\/1\/004.","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"issue":"8","key":"898_CR5","doi-asserted-by":"publisher","first-page":"1128","DOI":"10.1109\/LED.2011.2156379","volume":"32","author":"DE Nikonov","year":"2011","unstructured":"Nikonov D E, Bourianoff G I, Ghani T. Proposal of a spin torque majority gate logic. IEEE Electron Device Letters, 2011, 32(8): 1128-1130. https:\/\/doi.org\/10.1109\/LED.2011.2156379.","journal-title":"IEEE Electron Device Letters"},{"key":"898_CR6","doi-asserted-by":"publisher","unstructured":"Mohaghegh S M, Reza S N, Mohammadi M. Innovative model for ternary QCA gates. IET Circuits, Devices & Systems, 2017, 12(2): 189-195. https:\/\/doi.org\/10.1049\/iet-cds.2017.0276.","DOI":"10.1049\/iet-cds.2017.0276"},{"key":"898_CR7","doi-asserted-by":"publisher","unstructured":"Amar\u00f9 L, Gaillardon P E, De Micheli G. Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization. In Proc. the 1st ACM\/IEEE Design Automation Conference, Jun. 2014. https:\/\/doi.org\/10.1145\/2593069.2593158.","DOI":"10.1145\/2593069.2593158"},{"issue":"5","key":"898_CR8","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1109\/TCAD.2015.2488484","volume":"35","author":"L Amar\u00f9","year":"2016","unstructured":"Amar\u00f9 L, Gaillardon P E, De Micheli G. Majority-inverter graph: A new paradigm for logic optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016, 35(5): 806-819. https:\/\/doi.org\/10.1109\/TCAD.2015.2488484.","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"898_CR9","doi-asserted-by":"publisher","unstructured":"Haaswijk W, Soeken M, Amar\u00f9 L et al. A novel basis for logic rewriting. In Proc. the 22nd Asia and South Pacific Design Automation Conference, Jan. 2017, pp.151-156. https:\/\/doi.org\/10.1109\/ASPDAC.2017.7858312.","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"898_CR10","doi-asserted-by":"publisher","unstructured":"Testa E, Soeken M, Zografos O et al. Inversion optimization in majority-inverter graphs. In Proc. the 2016 IEEE\/ACM Int. Symp. Nanoscale Architectures, Jul. 2016, pp.15-20. https:\/\/doi.org\/10.1145\/2950067.2950072.","DOI":"10.1145\/2950067.2950072"},{"key":"898_CR11","doi-asserted-by":"publisher","unstructured":"Shi L, Chu Z. Inversions optimization in XOR-majority graphs with an application to QCA. In Proc. the 2019 China Semiconductor Technology International Conference, Mar. 2019. https:\/\/doi.org\/10.1109\/CSTIC.2019.8755713.","DOI":"10.1109\/CSTIC.2019.8755713"},{"key":"898_CR12","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1016\/j.vlsi.2019.08.005","volume":"69","author":"Z Chu","year":"2019","unstructured":"Chu Z, Shi L, Wang L, Xia Y. Multi-objective algebraic rewriting in XOR-majority graphs. Integration, 2019, 69: 40-49. https:\/\/doi.org\/10.1016\/j.vlsi.2019.08.005.","journal-title":"Integration"},{"issue":"12","key":"898_CR13","doi-asserted-by":"publisher","first-page":"1881","DOI":"10.1109\/TCAD.2005.852667","volume":"24","author":"M Momenzadeh","year":"2005","unstructured":"Momenzadeh M, Huang J, Tahoori M B, Lombardi F. Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2005, 24(12): 1881-1893. https:\/\/doi.org\/10.1109\/TCAD.2005.852667.","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"898_CR14","doi-asserted-by":"publisher","unstructured":"Sen B, Sikdar B K. A study on defect tolerance of tiles implementing universal gate functions. In Proc. the 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Sept. 2007, pp.13-18. https:\/\/doi.org\/10.1109\/DTIS.2007.4449484.","DOI":"10.1109\/DTIS.2007.4449484"},{"issue":"7","key":"898_CR15","doi-asserted-by":"publisher","first-page":"1233","DOI":"10.1109\/TCAD.2006.888267","volume":"26","author":"R Zhang","year":"2007","unstructured":"Zhang R, Gupta P, Jha N K. Majority and minority network synthesis with application to QCA-, SET-, and TPL-Based nanotechnologies. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2007, 26(7): 1233-1245. https:\/\/doi.org\/10.1109\/TCAD.2006.888267.","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"898_CR16","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1109\/TNANO.2009.2028609","volume":"9","author":"K Kong","year":"2010","unstructured":"Kong K, Shang Y, Lu R. An optimized majority logic synthesis methodology for quantum-dot cellular automata. IEEE Trans. Nanotechnol., 2010, 9(2): 170-183. https:\/\/doi.org\/10.1109\/TNANO.2009.2028609.","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"3","key":"898_CR17","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TNANO.2015.2408330","volume":"14","author":"P Wang","year":"2015","unstructured":"Wang P, Niamat M Y, Vemuru S R, Alam M, Killian T. Synthesis of majority\/minority logic networks. IEEE Trans. Nanotechnol., 2015, 14(3): 473-483. https:\/\/doi.org\/10.1109\/TNANO.2015.2408330.","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"11","key":"898_CR18","doi-asserted-by":"publisher","first-page":"1842","DOI":"10.1109\/TCAD.2017.2664059","volume":"36","author":"M Soeken","year":"2017","unstructured":"Soeken M, Amar\u00f9 L, Gaillardon P et al. Exact synthesis of majority-inverter graphs and its applications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017, 36(11): 1842-1855. https:\/\/doi.org\/10.1109\/TCAD.2017.2664059.","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"898_CR19","doi-asserted-by":"publisher","first-page":"747","DOI":"10.1109\/TCAD.2019.2897704","volume":"39","author":"A Neutzling","year":"2020","unstructured":"Neutzling A, Marranghello F S, Matos J M, Reis A, Ribas R P. maj-n logic synthesis for emerging technology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020, 39(3): 747-751. https:\/\/doi.org\/10.1109\/TCAD.2019.2897704.","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"898_CR20","doi-asserted-by":"publisher","unstructured":"Vacca M, Vighetti D, Mascarino M, Amar\u00f9 L G, Graziano M, Zamboni M. Magnetic QCA majority voter feasibility analysis. In Proc. the 7th Conference on Ph.D. Research in Microelectronics and Electronics, Jul. 2011, pp.229-232. https:\/\/doi.org\/10.1109\/PRIME.2011.5966275.","DOI":"10.1109\/PRIME.2011.5966275"},{"key":"898_CR21","doi-asserted-by":"publisher","unstructured":"Testa E, Zografos O, Soeken M et al. Inverter propagation and fan-out constraints for beyond-CMOS majority-based technologies. In Proc. the 2017 IEEE Computer Society Annual Symposium on VLSI, Feb. 2017, pp.164-169. https:\/\/doi.org\/10.1109\/ISVLSI.2017.37.","DOI":"10.1109\/ISVLSI.2017.37"},{"key":"898_CR22","unstructured":"Amar\u00f9 L G, Gaillardon P E, De Micheli G. The EPFL combinational benchmark suite. In Proc. the 24th International Workshop on Logic & Synthesis, Jun. 2015."},{"issue":"1","key":"898_CR23","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/TNANO.2003.820815","volume":"3","author":"K Walus","year":"2004","unstructured":"Walus K, Dysart T J, Jullien G A, Budiman R A. QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotechnol., 2004, 3(1): 26-31. https:\/\/doi.org\/10.1109\/TNANO.2003.820815.","journal-title":"IEEE Trans. Nanotechnol."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-021-0898-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-021-0898-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-021-0898-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,27]],"date-time":"2021-10-27T15:13:53Z","timestamp":1635347633000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-021-0898-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,30]]},"references-count":23,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2021,10]]}},"alternative-id":["898"],"URL":"https:\/\/doi.org\/10.1007\/s11390-021-0898-7","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9,30]]},"assertion":[{"value":"11 August 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 April 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 September 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}