{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:23:14Z","timestamp":1768072994565,"version":"3.49.0"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T00:00:00Z","timestamp":1669766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T00:00:00Z","timestamp":1669766400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s11390-022-0910-x","type":"journal-article","created":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T05:02:56Z","timestamp":1672290176000},"page":"1307-1319","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["RV16: An Ultra-Low-Cost Embedded RISC-V Processor Core"],"prefix":"10.1007","volume":"37","author":[{"given":"Yuan-Hu","family":"Cheng","sequence":"first","affiliation":[]},{"given":"Li-Bo","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yi-Jun","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Sheng","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Yong-Wen","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Bing-Cai","family":"Sui","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,11,30]]},"reference":[{"issue":"1","key":"910_CR1","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/TCAD.2017.2717782","volume":"37","author":"T Adegbija","year":"2018","unstructured":"Adegbija T, Rogacs A, Patel C et al. Microprocessor optimizations for the Internet of Things: A survey. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37(1): 7-20. https:\/\/doi.org\/10.1109\/TCAD.2017.2717782.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"910_CR2","doi-asserted-by":"crossref","unstructured":"Alioto M. Enabling the Internet of Things: From Integrated Circuits to Integrated Systems (1st edition). Springer, 2017.","DOI":"10.1007\/978-3-319-51482-6"},{"key":"910_CR3","doi-asserted-by":"publisher","unstructured":"Banday M T. A study of current trends in the design of processors for the Internet of Things. In Proc. the 2nd International Conference on Future Networks and Distributed Systems, Jun. 2018, Article No. 21. https:\/\/doi.org\/10.1145\/3231053.3231074.","DOI":"10.1145\/3231053.3231074"},{"key":"910_CR4","doi-asserted-by":"publisher","unstructured":"Sultan I, Banday M T. A study of the design architectures of configurable processors for the Internet of Things. In Proc. the 3rd International Conference on Contemporary Computing and Informatics, Oct. 2018, pp.320-325. https:\/\/doi.org\/10.1109\/IC3I44769.2018.9007256.","DOI":"10.1109\/IC3I44769.2018.9007256"},{"key":"910_CR5","doi-asserted-by":"publisher","unstructured":"Schiavone P D, Conti F, Rossi D et al. Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications. In Proc. the 27th Inter- national Symposium on Power and Timing Modeling, Optimization and Simulation, Sept. 2017. https:\/\/doi.org\/10.1109\/PAT-MOS.2017.8106976.","DOI":"10.1109\/PAT-MOS.2017.8106976"},{"key":"910_CR6","unstructured":"Asanovi\u0107 K, Avizienis R, Bachrach J et al. The rocket chip generator. Technical Report, Electrical Engineering and Computer Sciences Department, University of California at Berkeley, 2016. https:\/\/www2.eecs.berkeley.edu\/Pu-bs\/TechRpts\/2016\/EECS-2016-17.pdf, Aug. 2021."},{"key":"910_CR7","unstructured":"ARM. ARM Cortex-M0 technical reference manual. Technical Report, ARM, 2009. https:\/\/developer.arm.com\/doc-umentation\/ddi0432\/c\/preface, Aug. 2021."},{"key":"910_CR8","unstructured":"Waterman A, Asanovi\u0107 K. The RISC-V instruction set manual-Volume I: Unprivileged ISA. Technical Report, Electrical Engineering and Computer Sciences Department, University of California at Berkeley, 2019. https:\/\/riscv.org\/w-p-content\/uploads\/2019\/12\/riscv-spec-20191213.pdf, Aug. 2021."},{"key":"910_CR9","unstructured":"Celio C, Patterson D A, Asanovi\u0107 K. The Berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor. Technical Report, Electrical Engineering and Computer Sciences Department, University of California at Berkeley, 2015. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2015\/EE-CS-2015-167.pdf, Aug. 2021."},{"key":"910_CR10","unstructured":"Celio C, Chiu P F, Nikolic B et al. BOOM v2: An open-source out-of-order RISC-V core. Technical Report, Electrical Engineering and Computer Sciences Department, University of California at Berkeley, 2017. https:\/\/ww-w2.eecs.berkeley.edu\/Pubs\/TechRpts\/2017\/EECS-2017-157.pdf, Aug. 2021."},{"key":"910_CR11","unstructured":"Zhao J, Korpan B, Gonzalez A et al. SonicBOOM: The 3rd generation Berkeley out-of-order machine. In Proc. the 4th Workshop on Computer Architecture Research with RISC-V, May 2020."},{"key":"910_CR12","doi-asserted-by":"publisher","unstructured":"Mashimo S, Fujita A, Matsuo R et al. An open source FPGA-optimized out-of-order RISC-V soft processor. In Proc. the 2019 International Conference on Field-Programmable Technology, Dec. 2019, pp.63-71. https:\/\/doi.org\/10.1109\/ICFPT47387.2019.00016.","DOI":"10.1109\/ICFPT47387.2019.00016"},{"issue":"11","key":"910_CR13","doi-asserted-by":"publisher","first-page":"2629","DOI":"10.1109\/TVLSI.2019.2926114","volume":"27","author":"F Zaruba","year":"2019","unstructured":"Zaruba F, Benini L. The cost of application-class processing: Energy and performance analysis of a Linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(11): 2629-2640. https:\/\/doi.org\/10.1109\/TVLSI.2019.2926114.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"910_CR14","doi-asserted-by":"publisher","unstructured":"Duran C, Rueda D L, Castillo G et al. A 32-bit RISC-V AXI4-lite bus-based microcontroller with 10-bit SAR ADC. In Proc. the 7th IEEE Latin American Symposium on Circuits & Systems, Feb. 28-Mar. 2, 2016, pp.315-318. https:\/\/doi.org\/10.1109\/LASCAS.2016.7451073.","DOI":"10.1109\/LASCAS.2016.7451073"},{"issue":"6","key":"910_CR15","doi-asserted-by":"publisher","first-page":"50","DOI":"10.16157\/j.issn.0258-7998.182563","volume":"45","author":"T Deng","year":"2019","unstructured":"Deng T, Hu Z. An ultra-low-power processor pipeline-structure. Application of Electronic Technique, 2019, 45(6): 50-53. https:\/\/doi.org\/10.16157\/j.issn.0258-7998.182563. (in Chinese)","journal-title":"Application of Electronic Technique"},{"key":"910_CR16","unstructured":"Bennett J, Dabbelt P, Garlati C et al. EmbenchTM: An evolving benchmark suite for embedded IoT computers from an academic-industrial cooperative. https:\/\/riscv.org-\/wp-content\/uploads\/2019\/06\/9.25-Embench-RISC-V-W-orkshop-Patterson-v3.pdf , Apr. 2022."},{"key":"910_CR17","unstructured":"ARM. ARM Cortex-M0 DesignStart Eval user guide. Technical Report, ARM, 2017. https:\/\/developer.arm.com\/documentation\/dui0926\/latest?_ga=2.192512938.1641451169.-1629894075-1043868800.1596886884, Aug. 2021."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-022-0910-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-022-0910-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-022-0910-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T05:10:55Z","timestamp":1672290655000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-022-0910-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,30]]},"references-count":17,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["910"],"URL":"https:\/\/doi.org\/10.1007\/s11390-022-0910-x","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11,30]]},"assertion":[{"value":"15 August 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 May 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 November 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}