{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:29:19Z","timestamp":1779380959917,"version":"3.53.1"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T00:00:00Z","timestamp":1669766400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,11,30]],"date-time":"2022-11-30T00:00:00Z","timestamp":1669766400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s11390-022-1499-9","type":"journal-article","created":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T05:02:56Z","timestamp":1672290176000},"page":"1290-1306","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["TLP-LDPC: Three-Level Parallel FPGA Architecture for Fast Prototyping of LDPC Decoder Using High-Level Synthesis"],"prefix":"10.1007","volume":"37","author":[{"given":"Yi-Fan","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lei","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiang","family":"Cao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,11,30]]},"reference":[{"key":"1499_CR1","doi-asserted-by":"crossref","unstructured":"Pratas F, Andrade J, Falcao G, Silva V, Sousa L. Open the gates: Using high-level synthesis towards programmable LDPC decoders on FPGAs. In Proc. the 2013 IEEE Global Conference on Signal and Information Processing, Dec. 2013, pp.1274-1277. DOI: 10.1109\/GlobalSIP.2013.6737141.","DOI":"10.1109\/GlobalSIP.2013.6737141"},{"key":"1499_CR2","doi-asserted-by":"publisher","unstructured":"Mhaske S, Kee H, Ly T, Aziz A, Spasojevic P. FPGAbased channel coding architectures for 5G wireless using high-level synthesis. International Journal of Reconfigurable Computing, 2017, 2017: Article No. 3689308. DOI: https:\/\/doi.org\/10.1155\/2017\/3689308.","DOI":"10.1155\/2017\/3689308"},{"key":"1499_CR3","doi-asserted-by":"crossref","unstructured":"Zhang M, Wu F, Yu Q, Liu W, Cui L, Zhao Y, Xie C. BeLDPC: Bit errors aware adaptive rate LDPC codes for 3D TLC NAND ash memory. In Proc. the 2020 Design, Automation and Test in Europe Conference and Exhibition, March 2020, pp.302-305. DOI: 10.23919\/DATE48585.2020.9116324.","DOI":"10.23919\/DATE48585.2020.9116324"},{"key":"1499_CR4","doi-asserted-by":"publisher","first-page":"14600","DOI":"10.1109\/ACCESS.2017.2727221","volume":"5","author":"J Andrade","year":"2017","unstructured":"Andrade J, George N, Karras K, Novo D, Pratas F, Sousa L, Ienne P, Falcao G, Silva V. Design space exploration of LDPC decoders using high-level synthesis. IEEE Access, 2017, 5: 14600-14615. DOI: https:\/\/doi.org\/10.1109\/ACCESS.2017.2727221.","journal-title":"IEEE Access"},{"key":"1499_CR5","doi-asserted-by":"crossref","unstructured":"Andrade J, Pratas F, Falcao G, Silva V, Sousa L. Combining exibility with low power: Dataow and widepipeline LDPC decoding engines in the Gbit\/s era. In Proc. the 2014 IEEE International Conference on Application-Specific Systems, Architectures and Processors, June 2014, pp.264-269. DOI: 10.1109\/ASAP.2014.6868671.","DOI":"10.1109\/ASAP.2014.6868671"},{"issue":"11","key":"1499_CR6","doi-asserted-by":"publisher","first-page":"839","DOI":"10.1049\/el.2013.3411","volume":"50","author":"J Andrade","year":"2014","unstructured":"Andrade J, Falcao G, Silva V. Flexible design of widepipeline- based WiMAX QC-LDPC decoder architectures on FPGAs using high-level synthesis. Electronics Letters, 2014, 50(11): 839-840. DOI: https:\/\/doi.org\/10.1049\/el.2013.3411.","journal-title":"Electronics Letters"},{"issue":"2","key":"1499_CR7","doi-asserted-by":"publisher","first-page":"1098","DOI":"10.1109\/COMST.2015.2510381","volume":"18","author":"P Hailes","year":"2016","unstructured":"Hailes P, Xu L, Maunder R G, Al-Hashimi B M, Hanzo L. A survey of FPGA-based LDPC decoders. IEEE Communications Surveys and Tutorials, 2016, 18(2): 1098-1122. DOI: https:\/\/doi.org\/10.1109\/COMST.2015.2510381.","journal-title":"IEEE Communications Surveys and Tutorials"},{"issue":"1","key":"1499_CR8","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"8","author":"R Gallager","year":"1962","unstructured":"Gallager R. Low-density parity-check codes. IRE Transactions on Information Theory, 1962, 8(1): 21-28. DOI: https:\/\/doi.org\/10.1109\/TIT.1962.1057683.","journal-title":"IRE Transactions on Information Theory"},{"issue":"10","key":"1499_CR9","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","volume":"35","author":"R Nane","year":"2016","unstructured":"Nane R, Sima V M, Pilato C, Choi J, Fort B, Canis A, Chen Y T, Hsiao H, Brown S, Ferrandi F, Anderson J, Bertels K. A survey and evaluation of FPGA high-level synthesis tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(10): 1591-1604. DOI: https:\/\/doi.org\/10.1109\/TCAD.2015.2513673.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1499_CR10","doi-asserted-by":"crossref","unstructured":"Chandrasetty V A, Aziz S M S. FPGA implementation of high performance LDPC decoder using modified 2-bit Min-Sum algorithm. In Proc. the 2nd International Conference on Computer Research and Development, May 2010, pp.881-885. DOI: 10.1109\/ICCRD.2010.186.","DOI":"10.1109\/ICCRD.2010.186"},{"issue":"2","key":"1499_CR11","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1016\/j.vlsi.2011.08.002","volume":"45","author":"VA Chandrasetty","year":"2012","unstructured":"Chandrasetty V A, Aziz S M. An area efficient LDPC decoder using a reduced complexity Min-Sum algorithm. Integration, 2012, 45(2): 141-148. DOI: https:\/\/doi.org\/10.1016\/j.vlsi.2011.08.002.","journal-title":"Integration"},{"key":"1499_CR12","doi-asserted-by":"crossref","unstructured":"Zarubica R, Wilson S G, Hall E. Multi-Gbps FPGA-based low density parity check (LDPC) decoder design. In Proc. the 2007 IEEE Global Telecommunications Conference, Nov. 2007, pp.548-552. DOI: 10.1109\/GLOCOM.2007.108.","DOI":"10.1109\/GLOCOM.2007.108"},{"issue":"2","key":"1499_CR13","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/TIT.1967.1053974","volume":"13","author":"R Townsend","year":"1967","unstructured":"Townsend R, Weldon E. Self-orthogonal quasi-cyclic codes. IEEE Transactions on Information Theory, 1967, 13(2): 183-195. DOI: https:\/\/doi.org\/10.1109\/TIT.1967.1053974.","journal-title":"IEEE Transactions on Information Theory"},{"key":"1499_CR14","doi-asserted-by":"crossref","unstructured":"Choi Y K, Chi Y, Qiao W, Samardzic N, Cong J. HBM connect: High-performance HLS interconnect for FPGA HBM. In Proc. the 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Feb. 28-Mar. 2, 2021, pp.116-126. DOI: 10.1145\/3431920.3439301.","DOI":"10.1145\/3431920.3439301"},{"key":"1499_CR15","doi-asserted-by":"publisher","unstructured":"Le Gal B, J\u00e9go C. Low-latency software LDPC decoders for x86 multi-core devices. In Proc. the 2017 IEEE International Workshop on Signal Processing Systems, Oct. 2017. DOI: https:\/\/doi.org\/10.1109\/SiPS.2017.8110001.","DOI":"10.1109\/SiPS.2017.8110001"},{"issue":"3","key":"1499_CR16","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/LCOMM.2017.2778727","volume":"22","author":"J Yuan","year":"2018","unstructured":"Yuan J, Sha J. 4.7-Gb\/s LDPC decoder on GPU. IEEE Communications Letters, 2018, 22(3): 478-481. DOI: https:\/\/doi.org\/10.1109\/LCOMM.2017.2778727.","journal-title":"IEEE Communications Letters"},{"key":"1499_CR17","doi-asserted-by":"crossref","unstructured":"Wen X, Jiao X J, J\u00e4\u00e4skel\u00e4inen P, Kultala H, Chen C F, Berg H, Bie Z S. A high throughput LDPC decoder using a midrange GPU. In Proc. the 2014 IEEE International Conference on Acoustics, Speech and Signal Processing, May 2014, pp.7515-7519. DOI: 10.1109\/ICASSP.2014.6855061.","DOI":"10.1109\/ICASSP.2014.6855061"},{"key":"1499_CR18","doi-asserted-by":"crossref","unstructured":"Guan Y, Liang H, Xu N, Wang W, Shi S, Chen X, Sun G, Zhang W, Cong J. FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates. In Proc. the 25th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, April 30-May 2, 2017, pp.152-159. DOI: 10.1109\/FCCM.2017.25.","DOI":"10.1109\/FCCM.2017.25"},{"key":"1499_CR19","doi-asserted-by":"crossref","unstructured":"Zhang X, Liu X, Ramachandran A, Zhuge C, Tang S, Ouyang P, Cheng Z, Rupnow K, Chen D. High-performance video content recognition with long-term recurrent convolutional network for FPGA. In Proc. the 27th International Conference on Field Programmable Logic and Applications, Sept. 2017. DOI: 10.23919\/FPL.2017.8056833.","DOI":"10.23919\/FPL.2017.8056833"},{"key":"1499_CR20","doi-asserted-by":"crossref","unstructured":"Chen X, Tan H, Chen Y, He B, Wong W F, Chen D. ThunderGP: HLS-based graph processing framework on FPGAs. In Proc. the 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, Feb. 28-Mar. 2, 2021, pp.69-80. DOI: 10.1145\/3431920.3439290.","DOI":"10.1145\/3431920.3439290"},{"issue":"6","key":"1499_CR21","doi-asserted-by":"publisher","first-page":"985","DOI":"10.1109\/JSAC.2009.090816","volume":"27","author":"K Zhang","year":"2009","unstructured":"Zhang K, Huang X, Wang Z. High-throughput layered decoder implementation for quasi-cyclic LDPC codes. IEEE Journal on Selected Areas in Communications, 2009, 27(6): 985-994. DOI: https:\/\/doi.org\/10.1109\/JSAC.2009.090816.","journal-title":"IEEE Journal on Selected Areas in Communications"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-022-1499-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-022-1499-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-022-1499-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T05:11:03Z","timestamp":1672290663000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-022-1499-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,30]]},"references-count":21,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["1499"],"URL":"https:\/\/doi.org\/10.1007\/s11390-022-1499-9","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11,30]]},"assertion":[{"value":"6 April 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 April 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 November 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}