{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T10:20:27Z","timestamp":1784370027307,"version":"3.55.0"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1007\/s11390-023-1266-6","type":"journal-article","created":{"date-parts":[[2023,11,9]],"date-time":"2023-11-09T08:23:54Z","timestamp":1699518234000},"page":"807-820","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Evaluating RISC-V Vector Instruction Set Architecture Extension with Computer Vision Workloads"],"prefix":"10.1007","volume":"38","author":[{"given":"Ruo-Shi","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ping","family":"Peng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhi-Yuan","family":"Shao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hai","family":"Jin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ran","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,7,31]]},"reference":[{"issue":"5","key":"1266_CR1","doi-asserted-by":"publisher","first-page":"823","DOI":"10.1080\/01431160600746456","volume":"28","author":"D Lu","year":"2007","unstructured":"Lu D, Weng Q. A survey of image classification methods and techniques for improving classification performance. International Journal of Remote Sensing, 2007, 28(5): 823\u2013870. https:\/\/doi.org\/10.1080\/01431160600746456.","journal-title":"International Journal of Remote Sensing"},{"key":"1266_CR2","unstructured":"Zhang Z, Hu Y T, Lipton A J, Venetianer P L, Yu L, Yin W H. Target detection and tracking from video streams. US Patent 7801330. September 21, 2010."},{"issue":"4","key":"1266_CR3","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1145\/954339.954342","volume":"35","author":"W Zhao","year":"2003","unstructured":"Zhao W, Chellappa R, Phillips P J, Rosenfeld A. Face recognition: A literature survey. ACM Computing Surveys, 2003, 35(4): 399\u2013458. https:\/\/doi.org\/10.1145\/954339.954342.","journal-title":"ACM Computing Surveys"},{"key":"1266_CR4","doi-asserted-by":"publisher","first-page":"8202","DOI":"10.1109\/ACCESS.2020.2964280","volume":"8","author":"A Nauman","year":"2020","unstructured":"Nauman A, Qadri Y A, Amjad M, Zikria Y B, Afzal M K, Kim S W. Multimedia internet of things: A comprehensive survey. IEEE Access, 2020, 8: 8202\u20138250. https:\/\/doi.org\/10.1109\/ACCESS.2020.2964280.","journal-title":"IEEE Access"},{"issue":"9","key":"1266_CR5","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/2.612247","volume":"30","author":"K Diefendorff","year":"1997","unstructured":"Diefendorff K, Dubey P K. How multimedia workloads will change processor design. Computer, 1997, 30(9): 43\u201345. https:\/\/doi.org\/10.1109\/2.612247.","journal-title":"Computer"},{"issue":"10","key":"1266_CR6","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1109\/TCAD.2008.923415","volume":"27","author":"W Wolf","year":"2008","unstructured":"Wolf W, Jerraya A A, Martin G. Multiprocessor system-on-chip (MPSoC) technology. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(10): 1701\u20131713. https:\/\/doi.org\/10.1109\/TCAD.2008.923415.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1266_CR7","unstructured":"Mijat R. Take GPU processing power beyond graphics with Mali GPU computing. White Paper, ARM, 2012. https:\/\/developer.arm.com\/-\/media\/Files\/pdf\/graphicsand-multimedia\/WhitePaper_GPU_Computing_on_Mali.pdf, July 2023."},{"key":"1266_CR8","unstructured":"Shahbahrami A, Juurlink B H H, Vassiliadis S. A comparison between processor architectures for multimedia applications. In Proc. the 15th Annual Workshop on Circuits, Systems and Signal Processing, Apr. 2004, pp.138\u2013152."},{"issue":"1","key":"1266_CR9","first-page":"1","volume":"4","author":"VG Reddy","year":"2008","unstructured":"Reddy V G. Neon technology introduction. ARM Corporation, 2008, 4(1): 1\u201333.","journal-title":"ARM Corporation"},{"key":"1266_CR10","unstructured":"Asanovi\u0107 K, Patterson D A. Instruction sets should be free: The case for RISC-V. Technical Report, EECS Department, University of California, Berkeley. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2014\/EECS-2014-146.html, July 2023."},{"key":"1266_CR11","unstructured":"Patterson D, Waterman A. The RISC-V Reader: An Open Architecture Atlas. Strawberry Canyon, 2017."},{"issue":"2","key":"1266_CR12","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/2.44900","volume":"23","author":"R Duncan","year":"1990","unstructured":"Duncan R. A survey of parallel computer architectures. Computer, 1990, 23(2): 5\u201316. https:\/\/doi.org\/10.1109\/2.44900.","journal-title":"Computer"},{"key":"1266_CR13","doi-asserted-by":"publisher","first-page":"746","DOI":"10.1109\/TC.1968.229158","volume":"C-17(8)","author":"GH Barnes","year":"1968","unstructured":"Barnes G H, Brown R M, Kato M, Kuck D J, Slotnick D L, Stokes R A. The ILLIAC IV computer. IEEE Trans. Computers, 1968, C-17(8): 746\u2013757. https:\/\/doi.org\/10.1109\/TC.1968.229158.","journal-title":"IEEE Trans. Computers"},{"key":"1266_CR14","doi-asserted-by":"crossref","unstructured":"Watson W J. The TI ASC: A highly modular and flexible super computer architecture. In Proc. the Fall Joint Computer Conference, Dec. 1972, pp.221\u2013228.","DOI":"10.1145\/1479992.1480022"},{"issue":"1","key":"1266_CR15","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1145\/359327.359336","volume":"21","author":"RM Russell","year":"1978","unstructured":"Russell R M. The CRAY-1 computer system. Communications of the ACM, 1978, 21(1): 63\u201372. https:\/\/doi.org\/10.1145\/359327.359336.","journal-title":"Communications of the ACM"},{"issue":"1","key":"1266_CR16","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/242857.242865","volume":"40","author":"A Peleg","year":"1997","unstructured":"Peleg A, Wilkie S, Weiser U. Intel MMX for multimedia PCs. Communications of the ACM, 1997, 40(1): 24\u201338. https:\/\/doi.org\/10.1145\/242857.242865.","journal-title":"Communications of the ACM"},{"issue":"2","key":"1266_CR17","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2017.35","volume":"37","author":"N Stephens","year":"2017","unstructured":"Stephens N, Biles S, Boettcher M, Eapen J, Eyole M, Gabrielli G, Horsnell M, Magklis G, Martinez A, Premillieu N, Reid A, Rico A, Walker P. The ARM scalable vector extension. IEEE Micro, 2017, 37(2): 26\u201339. https:\/\/doi.org\/10.1109\/MM.2017.35.","journal-title":"IEEE Micro"},{"key":"1266_CR18","unstructured":"Parker J R. Algorithms for Image Processing and Computer Vision (2nd edition). John Wiley & Sons, 2010."},{"key":"1266_CR19","unstructured":"Bradski G, Kaehler A. Learning OpenCV: Computer Vision with the OpenCV Library. O\u2019Reilly Media, Inc., 2008."},{"key":"1266_CR20","doi-asserted-by":"publisher","unstructured":"Saravanan C. Color image to grayscale image conversion. In Proc. the 2nd International Conference on Computer Engineering and Applications, Mar. 2010, pp.196\u2013199. https:\/\/doi.org\/10.1109\/ICCEA.2010.192.","DOI":"10.1109\/ICCEA.2010.192"},{"issue":"10","key":"1266_CR21","first-page":"198","volume":"3","author":"R Chandel","year":"2013","unstructured":"Chandel R, Gupta G. Image filtering algorithms and techniques: A review. International Journal of Advanced Research in Computer Science and Software Engineering, 2013, 3(10): 198\u2013202.","journal-title":"International Journal of Advanced Research in Computer Science and Software Engineering"},{"issue":"1","key":"1266_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1049\/iet-ipr:20080080","volume":"3","author":"R Maini","year":"2009","unstructured":"Maini R, Aggarwal H. Study and comparison of various image edge detection techniques. International Journal of Image Processing, 2009, 3(1): 1\u201311. https:\/\/doi.org\/10.1049\/iet-ipr:20080080.","journal-title":"International Journal of Image Processing"},{"issue":"2","key":"1266_CR23","doi-asserted-by":"publisher","first-page":"530","DOI":"10.1109\/TVLSI.2019.2950087","volume":"28","author":"M Cavalcante","year":"2020","unstructured":"Cavalcante M, Schuiki F, Zaruba F, Schaffner M, Benini L. Ara: A 1-GHz+ scalable and energy-efficient RISC-V vector processor with multiprecision floating-point support in 22-nm FD-SOI. IEEE Trans. Very Large Scale Integration (VLSI) Systems, 2020, 28(2): 530\u2013543. https:\/\/doi.org\/10.1109\/TVLSI.2019.2950087.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"1266_CR24","doi-asserted-by":"publisher","unstructured":"Tagliavini G, Mach S, Rossi D, Marongiu A, Benini L. Design and evaluation of SmallFloat SIMD extensions to the RISC-V ISA. In Proc. the 2019 Design, Automation & Test in Europe Conference & Exhibition, Mar. 2019, pp.654\u2013657. https:\/\/doi.org\/10.23919\/DATE.2019.8714897.","DOI":"10.23919\/DATE.2019.8714897"},{"key":"1266_CR25","doi-asserted-by":"publisher","unstructured":"Louis M S, Azad Z, Delshadtehrani L, Gupta S, Warden P, Reddi V J, Joshi A. Towards deep learning using tensorFlow lite on RISC-V. In Proc. the 3rd Workshop on Computer Architecture Research with RISC-V, Jun. 2019. https:\/\/doi.org\/10.13140\/RG.2.2.30400.89606.","DOI":"10.13140\/RG.2.2.30400.89606"},{"key":"1266_CR26","doi-asserted-by":"publisher","unstructured":"Waterman A, Asanovi\u0107 K. The RISC-V instruction set manual volume II: Privileged architecture version 20190608-Priv-MSU-Ratified. RISC-V Foundation, 2019. https:\/\/doi.org\/10.1109\/HOTCHIPS.2013.7478332.","DOI":"10.1109\/HOTCHIPS.2013.7478332"},{"key":"1266_CR27","unstructured":"Lomont C. Introduction to Intel\u00ae advanced vector extensions. White Paper, Intel\u00ae, 2011. https:\/\/hpc.llnl.gov\/sites\/default\/files\/intelAVXintro.pdf, July 2023."},{"key":"1266_CR28","unstructured":"Lee Y. Decoupled vector-fetch architecture with a scalarizing compiler [Ph.D. Thesis]. University of California, Berkeley, 2016."},{"key":"1266_CR29","doi-asserted-by":"publisher","unstructured":"Patsidis K, Nicopoulos C, Sirakoulis G C, Dimitrakopoulos G. RISC-V2: A scalable RISC-V vector processor. In Proc. the 2020 IEEE International Symposium on Circuits and Systems, Sept. 2020. https:\/\/doi.org\/10.1109\/ISCAS45731.2020.9181071.","DOI":"10.1109\/ISCAS45731.2020.9181071"},{"key":"1266_CR30","doi-asserted-by":"publisher","unstructured":"Chen C, Xiang X Y, Liu C, Shang Y H, Guo R, Liu D Q, Lu Y M, Hao Z Y, Luo J H, Chen Z J, Li C Q, Pu Y, Meng J Y, Yan X L, Xie Y, Qi X N. Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension: Industrial product. In Proc. the 47th ACM\/IEEE Annual International Symposium on Computer Architecture, Jun. 2020, pp.52\u201364. https:\/\/doi.org\/10.1109\/ISCA45697.2020.00016.","DOI":"10.1109\/ISCA45697.2020.00016"},{"issue":"2","key":"1266_CR31","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt S K, Saidi A, Basu A, Hestness J, Hower D R, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill M D, Wood D A. The gem5 simulator. ACM SIGARCH Computer Architecture News, 2011, 39(2): 1\u20137. https:\/\/doi.org\/10.1145\/2024716.2024718.","journal-title":"ACM SIGARCH Computer Architecture News"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-1266-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-023-1266-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-1266-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,9]],"date-time":"2023-11-09T18:09:34Z","timestamp":1699553374000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-023-1266-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["1266"],"URL":"https:\/\/doi.org\/10.1007\/s11390-023-1266-6","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]},"assertion":[{"value":"5 January 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 May 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 July 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}