{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T10:17:39Z","timestamp":1781000259190,"version":"3.54.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2023,3,30]],"date-time":"2023-03-30T00:00:00Z","timestamp":1680134400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,3,30]],"date-time":"2023-03-30T00:00:00Z","timestamp":1680134400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1007\/s11390-023-2545-y","type":"journal-article","created":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T08:02:55Z","timestamp":1687334575000},"page":"328-347","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["LayCO: Achieving Least Lossy Accuracy for Most Efficient RRAM-Based Deep Neural Network Accelerator via Layer-Centric Co-Optimization"],"prefix":"10.1007","volume":"38","author":[{"given":"Shao-Feng","family":"Zhao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,3,30]]},"reference":[{"key":"2545_CR1","doi-asserted-by":"publisher","unstructured":"Jin H, Liu B, Jiang W B, Ma Y, Shi X H, He B S, Zhao S F. Layer-centric memory reuse and data migration for extreme-scale deep learning on many-core architectures. ACM Trans. Architecture and Code Optimization, 2018, 15(3): Article No. 37. https:\/\/doi.org\/10.1145\/3243904.","DOI":"10.1145\/3243904"},{"key":"2545_CR2","doi-asserted-by":"publisher","unstructured":"Yang T J, Chen Y H, Sze V. Designing energy-efficient convolutional neural networks using energy-aware pruning. In Proc. the 2017 IEEE Conference on Computer Vision and Pattern Recognition, Jul. 2017, pp.6071\u20136079. https:\/\/doi.org\/10.1109\/CVPR.2017.643.","DOI":"10.1109\/CVPR.2017.643"},{"key":"2545_CR3","doi-asserted-by":"publisher","unstructured":"He K M, Zhang X Y, Ren S Q, Sun J. Deep residual learning for image recognition. In Proc. the 2016 IEEE Conference on Computer Vision and Pattern Recognition, Jun. 2016, pp.770\u2013778. https:\/\/doi.org\/10.1109\/CVPR.2016.90.","DOI":"10.1109\/CVPR.2016.90"},{"key":"2545_CR4","doi-asserted-by":"publisher","unstructured":"Xie S N, Girshick R, Doll\u00e1r P, Tu Z W, He K M. Aggregated residual transformations for deep neural networks. In Proc. the 2017 IEEE Conference on Computer Vision and Pattern Recognition, Jul. 2017, pp.5987\u20135995. https:\/\/doi.org\/10.1109\/CVPR.2017.634.","DOI":"10.1109\/CVPR.2017.634"},{"issue":"3","key":"2545_CR5","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1145\/3007787.3001177","volume":"44","author":"YH Chen","year":"2016","unstructured":"Chen Y H, Emer J, Sze V. Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks. ACM SIGARCH Computer Architecture News, 2016, 44(3): 367\u2013379. https:\/\/doi.org\/10.1145\/3007787.3001177.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2545_CR6","doi-asserted-by":"publisher","unstructured":"Gao M Y, Yang X, Pu J, Horowitz M, Kozyrakis C. TANGRAM: Optimized coarse-grained dataflow for scalable NN accelerators. In Proc. the 24th International Conference on Architectural Support for Programming Languages and Operating Systems, Apr. 2019, pp.807\u2013820. https:\/\/doi.org\/10.1145\/3297858.3304014.","DOI":"10.1145\/3297858.3304014"},{"issue":"3","key":"2545_CR7","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1145\/3007787.3001140","volume":"44","author":"P Chi","year":"2016","unstructured":"Chi P, Li S C, Xu C, Zhang T, Zhao J S, Liu Y P, Wang Y, Xie Y. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. ACM SIGARCH Computer Architecture News, 2016, 44(3): 27\u201339. https:\/\/doi.org\/10.1145\/3007787.3001140.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"3","key":"2545_CR8","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1145\/3007787.3001139","volume":"44","author":"A Shafiee","year":"2016","unstructured":"Shafiee A, Nag A, Muralimanohar N, Balasubramonian R, Strachan J P, Hu M, Williams R S, Srikumar V. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Computer Architecture News, 2016, 44(3): 14\u201326. https:\/\/doi.org\/10.1145\/3007787.3001139.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2545_CR9","doi-asserted-by":"publisher","unstructured":"Song L H, Qian X H, Li H, Chen Y R. PipeLayer: A pipelined ReRAM-based accelerator for deep learning. In Proc. the 2017 IEEE International Symposium on High Performance Computer Architecture, Feb. 2017, pp.541\u2013552. https:\/\/doi.org\/10.1109\/HPCA.2017.55.","DOI":"10.1109\/HPCA.2017.55"},{"key":"2545_CR10","doi-asserted-by":"publisher","unstructured":"Zhu Z H, Sun H B, Lin Y J, Dai G H, Xia L X, Han S, Wang Y, Yang H Z. A configurable multi-precision CNN computing framework based on single bit RRAM. In Proc. the 56th Annual Design Automation Conference, Jun. 2019, Article No. 56. https:\/\/doi.org\/10.1145\/3316781.3317739.","DOI":"10.1145\/3316781.3317739"},{"key":"2545_CR11","doi-asserted-by":"publisher","unstructured":"Chou T, Tang W, Botimer J, Zhang Z Y. CASCADE: Connecting RRAMs to extend analog dataflow in an endto-end in-memory processing paradigm. In Proc. the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2019, pp.114\u2013125. https:\/\/doi.org\/10.1145\/3352460.3358328.","DOI":"10.1145\/3352460.3358328"},{"key":"2545_CR12","doi-asserted-by":"publisher","unstructured":"Li W T, Xu P F, Zhao Y, Li H T, Xie Y, Lin Y Y. Timely: Pushing data movements and interfaces in PIM accelerators towards local and in time domain. In Proc. the 2020 ACM\/IEEE Annual International Symposium on Computer Architecture, May 30\u2013June 3, 2020, pp.832\u2013845. https:\/\/doi.org\/10.1109\/ISCA45697.2020.00073.","DOI":"10.1109\/ISCA45697.2020.00073"},{"issue":"25\/26","key":"2545_CR13","doi-asserted-by":"publisher","first-page":"2632","DOI":"10.1002\/adma.200900375","volume":"21","author":"R Waser","year":"2009","unstructured":"Waser R, Dittmann R, Staikov G, Szot K. Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges. Advanced Materials, 2009, 21(25\/26): 2632\u20132663. https:\/\/doi.org\/10.1002\/adma.200900375.","journal-title":"Advanced Materials"},{"issue":"6","key":"2545_CR14","doi-asserted-by":"publisher","first-page":"1951","DOI":"10.1109\/JPROC.2012.2190369","volume":"100","author":"HSP Wong","year":"2012","unstructured":"Wong H S P, Lee H Y, Yu S M, Chen Y S, Wu Y, Chen P S, Lee B, Chen F T, Tsai M J. Metal-oxide RRAM. Proceedings of the IEEE, 2012, 100(6): 1951\u20131970. https:\/\/doi.org\/10.1109\/JPROC.2012.2190369.","journal-title":"Proceedings of the IEEE"},{"key":"2545_CR15","doi-asserted-by":"publisher","unstructured":"Chou C C, Lin Z J, Tseng P L, Li C F, Chang C Y, Chen W C, Chih Y D, Chang T Y J. An N40 256K\u00d744 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance. In Proc. the 2018 IEEE International Solid-State Circuits Conference, Feb. 2018, pp.478\u2013480. https:\/\/doi.org\/10.1109\/ISSCC.2018.8310392.","DOI":"10.1109\/ISSCC.2018.8310392"},{"key":"2545_CR16","doi-asserted-by":"publisher","unstructured":"Yang J G, Xue X Y, Xu X X, Wang Q, Jiang H J, Yu J, Dong D N, Zhang F, Lv H B, Liu M. 24.2 A 14nm-Fin-FET 1Mb embedded 1T1R RRAM with a 0.022\u03bcm2 cell size using self-adaptive delayed termination and multi-cell reference. In Proc. the 2021 IEEE International Solid-State Circuits Conference, Feb. 2021, pp.336\u2013338. https:\/\/doi.org\/10.1109\/ISSCC42613.2021.9365945.","DOI":"10.1109\/ISSCC42613.2021.9365945"},{"key":"2545_CR17","doi-asserted-by":"publisher","unstructured":"Yao P, Wu H Q, Gao B, Eryilmaz S B, Huang X Y, Zhang W Q, Zhang Q T, Deng N, Shi L P, Wong H S P, Qian H. Face classification using electronic synapses. Nature Communications, 2017, 8: Article No. 15199. https:\/\/doi.org\/10.1038\/ncomms15199.","DOI":"10.1038\/ncomms15199"},{"key":"2545_CR18","doi-asserted-by":"publisher","unstructured":"Strukov D B. Endurance-write-speed tradeoffs in nonvolatile memories. Applied Physics A, 2016, 122(4): Article No. 302. https:\/\/doi.org\/10.1007\/s00339-016-9841-0.","DOI":"10.1007\/s00339-016-9841-0"},{"key":"2545_CR19","doi-asserted-by":"publisher","unstructured":"Vogelsang T. Understanding the energy consumption of dynamic random access memories. In Proc. the 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, Dec. 2010, pp.363\u2013374. https:\/\/doi.org\/10.1109\/MICRO.2010.42.","DOI":"10.1109\/MICRO.2010.42"},{"key":"2545_CR20","doi-asserted-by":"publisher","unstructured":"Koppula S, Orosa L, Ya\u011fl\u0131k\u00e7\u0131 A G, Azizi R, Shahroodi T, Kanellopoulos K, Mutlu O. EDEN: Enabling energy-efficient, high-performance deep neural network inference using approximate DRAM. In Proc. the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2019, pp.166\u2013181. https:\/\/doi.org\/10.1145\/3352460.3358280.","DOI":"10.1145\/3352460.3358280"},{"key":"2545_CR21","doi-asserted-by":"publisher","unstructured":"Indiveri G, Linn E, Ambrogio S. RERAM-based neuromorphic computing. In Resistive Switching: From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications, Ielmini D, Waser R (eds.), Wiley-VCH, 2016, pp.715\u2013736. https:\/\/doi.org\/10.1002\/9783527680870.ch25.","DOI":"10.1002\/9783527680870.ch25"},{"key":"2545_CR22","doi-asserted-by":"publisher","unstructured":"Chandramoorthy N, Swaminathan K, Cochet M, Paidimarri A, Eldridge S, Joshi R V, Ziegler M M, Buyuktosunoglu A, Bose P. Resilient low voltage accelerators for high energy efficiency. In Proc. the 2019 IEEE International Symposium on High Performance Computer Architecture, Feb. 2019, pp.147\u2013158. https:\/\/doi.org\/10.1109\/HPCA.2019.00034.","DOI":"10.1109\/HPCA.2019.00034"},{"key":"2545_CR23","doi-asserted-by":"publisher","unstructured":"Sandrini J. Fabrication, characterization and integration of resistive random access memories [Ph. D. Thesis]. \u00c9cole Polytechnique F\u00e9d\u00e9rale De Lausanne, Switzerland, 2017. https:\/\/doi.org\/10.5075\/epfl-thesis-8097.","DOI":"10.5075\/epfl-thesis-8097"},{"key":"2545_CR24","doi-asserted-by":"publisher","unstructured":"Hirtzlin T, Bocquet M, Klein J O, Nowak E, Vianello E, Portal J M, Querlioz D. Outstanding bit error tolerance of resistive RAM-based binarized neural networks. In Proc. the 2019 IEEE International Conference on Artificial Intelligence Circuits and Systems, Mar. 2019, pp. 288\u2013292. https:\/\/doi.org\/10.1109\/AICAS.2019.8771544.","DOI":"10.1109\/AICAS.2019.8771544"},{"key":"2545_CR25","doi-asserted-by":"publisher","unstructured":"Li G P, Hari S K S, Sullivan M, Tsai T, Pattabiraman K, Emer J, Keckler S W. Understanding error propagation in deep learning neural network (DNN) accelerators and applications. In Proc. the International Conference for High Performance Computing, Networking, Storage and Analysis, Nov. 2017, Article No. 8. https:\/\/doi.org\/10.1145\/3126908.3126964.","DOI":"10.1145\/3126908.3126964"},{"key":"2545_CR26","doi-asserted-by":"publisher","unstructured":"Geng Q H, Zhou Z, Cao X C. Survey of recent progress in semantic image segmentation with CNNs. SCIENCE CHINA Information Sciences, 2018, 61(5): Article No. 051101. https:\/\/doi.org\/10.1007\/s11432-017-9189-6.","DOI":"10.1007\/s11432-017-9189-6"},{"key":"2545_CR27","unstructured":"Krizhevsky A. Learning multiple layers of features from tiny images. Technical Report, TR-2009, University of Toronto, 2009. http:\/\/www.cs.toronto.edu\/~kriz\/learningfeatures-2009-TR.pdf, Mar. 2023."},{"key":"2545_CR28","doi-asserted-by":"publisher","unstructured":"Xia L X, Liu M Y, Ning X F, Chakrabarty K, Wang Y. Fault-tolerant training with on-line fault detection for RRAM-based neural computing systems. In Proc. the 54th Annual Design Automation Conference 2017, Jun. 2017, Article No. 33. https:\/\/doi.org\/10.1145\/3061639.3062248.","DOI":"10.1145\/3061639.3062248"},{"key":"2545_CR29","doi-asserted-by":"publisher","unstructured":"Ketkar N, Moolayil J. Introduction to PyTorch. In Deep Learning with Python: Learn Best Practices of Deep Learning Models with PyTorch, Ketkar N, Moolayil J (eds.), Apress, 2021, pp.27\u201391. https:\/\/doi.org\/10.1007\/978-1-4842-5364-9_2.","DOI":"10.1007\/978-1-4842-5364-9_2"},{"key":"2545_CR30","doi-asserted-by":"publisher","unstructured":"Krizhevsky A, Sutskever I, Hinton G E. ImageNet classification with deep convolutional neural networks. In Proc. the 25th International Conference on Neural Information Processing Systems, Dec. 2012, pp.1097\u20131105. https:\/\/doi.org\/10.5555\/2999134.2999257.","DOI":"10.5555\/2999134.2999257"},{"key":"2545_CR31","unstructured":"Simonyan K, Zisserman A. Very deep convolutional networks for large-scale image recognition. In Proc. the 3rd International Conference on Learning Representations, May 2015."},{"key":"2545_CR32","doi-asserted-by":"publisher","unstructured":"Deng J, Dong W, Socher R, Li L J, Li K, Li F F. ImageNet: A large-scale hierarchical image database. In Proc. the 2009 IEEE Conference on Computer Vision and Pattern Recognition, Jun. 2009, pp.248\u2013255. https:\/\/doi.org\/10.1109\/CVPR.2009.5206848.","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"2545_CR33","doi-asserted-by":"publisher","unstructured":"Cai Y, Lin Y J, Xia L X, Chen X M, Han S, Wang Y, Yang H Z. Long live TIME: Improving lifetime for training-in-memory engines by structured gradient sparsification. In Proc. the 55th Annual Design Automation Conference, Jun. 2018, Article No. 107. https:\/\/doi.org\/10.1145\/3195970.3196071.","DOI":"10.1145\/3195970.3196071"},{"issue":"5","key":"2545_CR34","doi-asserted-by":"publisher","first-page":"1155","DOI":"10.1007\/s11390-021-0906-y","volume":"36","author":"F Wang","year":"2021","unstructured":"Wang F, Luo G J, Sun G Y, Wang Y H, Niu D M, Zheng H Z. Area efficient pattern representation of binary neural networks on RRAM. Journal of Computer Science and Technology, 2021, 36(5): 1155\u20131166. https:\/\/doi.org\/10.1007\/s11390-021-0906-y.","journal-title":"Journal of Computer Science and Technology"},{"issue":"12","key":"2545_CR35","doi-asserted-by":"publisher","first-page":"4733","DOI":"10.1109\/TCSI.2020.2997913","volume":"67","author":"B Liu","year":"2020","unstructured":"Liu B, Cai H, Wang Z, Sun Y H, Shen Z Y, Zhu W T, Li Y, Gong Y, Ge W, Yang J, Shi L X. A 22nm, 10.8 \u03bcW\/15.1 \u03bcW dual computing modes high power-performance-area efficiency domained background noise aware keyword-spotting processor. IEEE Trans. Circuits and Systems I: Regular Papers, 2020, 67(12): 4733\u20134746. https:\/\/doi.org\/10.1109\/TCSI.2020.2997913.","journal-title":"IEEE Trans. Circuits and Systems I: Regular Papers"},{"issue":"4","key":"2545_CR36","doi-asserted-by":"publisher","first-page":"1571","DOI":"10.1109\/TCSI.2021.3134271","volume":"69","author":"B Liu","year":"2022","unstructured":"Liu B, Cai H, Zhang Z L, Ding X L, Wang Z Y, Gong Y, Liu W Q, Yang J J, Wang Z, Yang J. More is less: Domain-specific speech recognition microprocessor using onedimensional convolutional recurrent neural network. IEEE Trans. Circuits and Systems I: Regular Papers, 2022, 69(4): 1571\u20131582. https:\/\/doi.org\/10.1109\/TCSI.2021.3134271.","journal-title":"IEEE Trans. Circuits and Systems I: Regular Papers"},{"issue":"4","key":"2545_CR37","doi-asserted-by":"publisher","first-page":"1480","DOI":"10.1109\/TCSI.2021.3134313","volume":"69","author":"TP Xiao","year":"2022","unstructured":"Xiao T P, Feinberg B, Bennett C H, Agrawal V, Saxena P, Prabhakar V, Ramkumar K, Medu H, Raghavan Chettuvetty R, Agarwal S, Marinella M J. An accurate, error-tolerant, and energy-efficient neural network inference engine based on SONOS analog memory. IEEE Trans. Circuits and Systems I: Regular Papers, 2022, 69(4): 1480\u20131493. https:\/\/doi.org\/10.1109\/TCSI.2021.3134313.","journal-title":"IEEE Trans. Circuits and Systems I: Regular Papers"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-2545-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-023-2545-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-2545-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,21]],"date-time":"2023-06-21T08:27:38Z","timestamp":1687336058000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-023-2545-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,30]]},"references-count":37,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2023,4]]}},"alternative-id":["2545"],"URL":"https:\/\/doi.org\/10.1007\/s11390-023-2545-y","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,30]]},"assertion":[{"value":"31 May 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 March 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 March 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}