{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T05:10:22Z","timestamp":1737090622756,"version":"3.33.0"},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1007\/s11390-023-2561-y","type":"journal-article","created":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T05:21:10Z","timestamp":1737004870000},"page":"1341-1360","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["P3DC: Reducing DRAM Cache Hit Latency by Hybrid Mappings"],"prefix":"10.1007","volume":"39","author":[{"given":"Ye","family":"Chi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ren-Tong","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao-Fei","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai-Kun","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhui","family":"Yue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,1,16]]},"reference":[{"key":"2561_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/IMW.2017.7939084","volume-title":"Proc. the 2017 IEEE International Memory Workshop (IMW)","author":"H Jun","year":"2017","unstructured":"Jun H, Cho J, Lee K, Son H Y, Kim K, Jin H, Kim K. HBM (high bandwidth memory) DRAM technology and architecture. In Proc. the 2017 IEEE International Memory Workshop (IMW), May 2017, pp.1\u20134. DOI: https:\/\/doi.org\/10.1109\/IMW.2017.7939084."},{"key":"2561_CR2","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/IISWC.2017.8167757","volume-title":"Proc. the 2017 IEEE International Symposium on Workload Characterization (IISWC)","author":"R Hadidi","year":"2017","unstructured":"Hadidi R, Asgari B, Mudassar B A, Mukhopadhyay S, Yalamanchili S, Kim H. Demystifying the characteristics of 3D-stacked memories: A case study for hybrid memory cube. In Proc. the 2017 IEEE International Symposium on Workload Characterization (IISWC), Oct. 2017, pp.66\u201375. DOI: https:\/\/doi.org\/10.1109\/IISWC.2017.8167757."},{"key":"2561_CR3","doi-asserted-by":"publisher","first-page":"559","DOI":"10.1109\/MICRO.2018.00052","volume-title":"Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"A Shahab","year":"2018","unstructured":"Shahab A, Zhu M, Margaritov A, Grot B. Farewell my shared LLC! A case for private die-stacked DRAM caches for servers. In Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Oct. 2018, pp.559\u2013572. DOI: https:\/\/doi.org\/10.1109\/MICRO.2018.00052."},{"issue":"2","key":"2561_CR4","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MM.2017.32","volume":"37","author":"S Volos","year":"2017","unstructured":"Volos S, Jevdjic D, Falsafi B, Grot B. Fat caches for scale-out servers. IEEE Micro, 2017, 37(2): 90\u2013103. DOI: https:\/\/doi.org\/10.1109\/MM.2017.32.","journal-title":"IEEE Micro"},{"key":"2561_CR5","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/ISSCC42614.2022.9731107","volume-title":"Proc. the 17th IEEE International Solid-State Circuits Conference (ISSCC)","author":"N Nassif","year":"2022","unstructured":"Nassif N, Munch A O, Molnar C L, Pasdast G, Lyer S V, Yang Z, Mendoza O, Huddart M, Venkataraman S, Kandula S, Marom R, Kern A M, Bowhill B, Mulvihill D R, Nimmagadda S, Kalidindi V, Krause J, Haq M M, Sharma R, Duda K. Sapphire rapids: The next-generation intel Xeon scalable processor. In Proc. the 17th IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2022, pp.44\u201346. DOI: https:\/\/doi.org\/10.1109\/ISSCC42614.2022.9731107."},{"key":"2561_CR6","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/ICENCO49852.2021.9698918","volume-title":"Proc. the 17th International Computer Engineering Conference (ICENCO)","author":"M Zahran","year":"2021","unstructured":"Zahran M. The future of high-performance computing. In Proc. the 17th International Computer Engineering Conference (ICENCO), Dec. 2021, pp.129\u2013134. DOI: https:\/\/doi.org\/10.1109\/ICENCO49852.2021.9698918."},{"key":"2561_CR7","doi-asserted-by":"publisher","first-page":"454","DOI":"10.1145\/2155620.2155673","volume-title":"Proc. the 44th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"G H Loh","year":"2011","unstructured":"Loh G H, Hill M D. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches. In Proc. the 44th Annual IEEE\/ACM International Symposium on Microarchitecture, Dec. 2011, pp.454\u2013464. DOI: https:\/\/doi.org\/10.1145\/2155620.2155673."},{"issue":"3","key":"2561_CR8","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/MM.2012.25","volume":"32","author":"G Loh","year":"2012","unstructured":"Loh G, Hill M D. Supporting very large DRAM caches with compound-access scheduling and MissMap. IEEE Micro, 2012, 32(3): 70\u201378. DOI: https:\/\/doi.org\/10.1109\/MM.2012.25.","journal-title":"IEEE Micro"},{"key":"2561_CR9","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1109\/MICRO.2012.30","volume-title":"Proc. the 45th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"M K Qureshi","year":"2012","unstructured":"Qureshi M K, Loh G H. Fundamental latency trade-off in architecting dram caches: Outperforming impractical SRAM-tags with a simple and practical design. In Proc. the 45th Annual IEEE\/ACM International Symposium on Microarchitecture, Dec. 2012, pp.235\u2013246. DOI: https:\/\/doi.org\/10.1109\/MICRO.2012.30."},{"issue":"3","key":"2561_CR10","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1145\/2508148.2485957","volume":"41","author":"D Jevdjic","year":"2013","unstructured":"Jevdjic D, Volos S, Falsafi B. Die-stacked DRAM caches for servers: Hit ratio, latency, or bandwidth? Have it all with footprint cache. ACM SIGARCH Computer Architecture News, 2013, 41(3): 404\u2013415. DOI: https:\/\/doi.org\/10.1145\/2508148.2485957.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"1","key":"2561_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3451995","volume":"21","author":"D Shin","year":"2022","unstructured":"Shin D, Jang H, Oh K, Lee J W. An energy-efficient dram cache architecture for mobile platforms with PCM-based main memory. ACM Trans. Embedded Computing Systems (TECS), 2022, 21(1): 1\u201322. DOI: https:\/\/doi.org\/10.1145\/3451995.","journal-title":"ACM Trans. Embedded Computing Systems (TECS)"},{"key":"2561_CR12","doi-asserted-by":"publisher","first-page":"100449","DOI":"10.1016\/j.suscom.2020.100449","volume":"29","author":"Q Zhang","year":"2021","unstructured":"Zhang Q, Sui X, Hou R, Zhang L. Line-coalescing DRAM cache. Sustainable Computing: Informatics and Systems, 2021, 29: 100449. DOI: https:\/\/doi.org\/10.1016\/j.suscom.2020.100449.","journal-title":"Sustainable Computing: Informatics and Systems"},{"issue":"9","key":"2561_CR13","doi-asserted-by":"publisher","first-page":"2496","DOI":"10.1109\/TC.2023.3251852","volume":"72","author":"F Zhou","year":"2023","unstructured":"Zhou F, Wu S, Yue J, Jin H, Shen J. Object Fingerprint Cache for Heterogeneous Memory System. IEEE Transactions on Computers, 2023, 72(9): 2496\u20132507. DOI: https:\/\/doi.org\/10.1109\/TC.2023.3251852.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"2561_CR14","doi-asserted-by":"publisher","first-page":"182103","DOI":"10.1007\/s11704-023-2675-y","volume":"18","author":"Y Chi","year":"2024","unstructured":"Chi Y, Yue J, Liao X, Liu H, Jin H. A hybrid memory architecture supporting fine-grained data migration. Frontiers of Computer Science, 2024, 18(2): 182103. DOI: https:\/\/doi.org\/10.1007\/s11704-023-2675-y.","journal-title":"Frontiers of Computer Science"},{"issue":"4","key":"2561_CR15","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1109\/TCAD.2015.2488488","volume":"35","author":"F Hameed","year":"2016","unstructured":"Hameed F, Bauer L, Henkel J. Architecting on-chip DRAM cache for simultaneous miss rate and latency reduction. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(4): 651\u2013664. DOI: https:\/\/doi.org\/10.1109\/TCAD.2015.2488488.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2561_CR16","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662515","volume-title":"Proc. the 16th International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","author":"F Hameed","year":"2013","unstructured":"Hameed F, Bauer L, Henkel J. Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies. In Proc. the 16th International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), Sept. 29\u2013Oct. 4, 2013. DOI: https:\/\/doi.org\/10.1109\/CASES.2013.6662515."},{"issue":"10","key":"2561_CR17","doi-asserted-by":"publisher","first-page":"2675","DOI":"10.1109\/TC.2022.3140897","volume":"71","author":"P Behnam","year":"2022","unstructured":"Behnam P, Bojnordi M N. Adaptively reduced DRAM caching for energy-efficient high bandwidth memory. IEEE Trans. Computers, 2022, 71(10): 2675\u20132686. DOI: https:\/\/doi.org\/10.1109\/TC.2022.3140897.","journal-title":"IEEE Trans. Computers"},{"key":"2561_CR18","doi-asserted-by":"publisher","first-page":"376","DOI":"10.1109\/MICRO.2012.42","volume-title":"Proc. the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"S Kumar","year":"2012","unstructured":"Kumar S, Zhao H, Shriraman A, Matthews E, Dwarkadas S, Shannon L. Amoeba-cache: Adaptive blocks for eliminating waste in the memory hierarchy. In Proc. the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2012, pp.376\u2013388. DOI: https:\/\/doi.org\/10.1109\/MICRO.2012.42."},{"key":"2561_CR19","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1145\/2628071.2628089","volume-title":"Proc. the 23rd International Conference on Parallel Architectures and Compilation (PACT)","author":"C C Huang","year":"2014","unstructured":"Huang C C, Nagarajan V. ATCache: Reducing DRAM cache latency via a small SRAM tag cache. In Proc. the 23rd International Conference on Parallel Architectures and Compilation (PACT), Aug. 2014, pp.51\u201360. DOI: https:\/\/doi.org\/10.1145\/2628071.2628089."},{"key":"2561_CR20","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593197","volume-title":"Proc. the 51st Annual Design Automation Conference (DAC)","author":"F Hameed","year":"2014","unstructured":"Hameed F, Bauer L, Henkel J. Reducing latency in an SRAM\/DRAM cache hierarchy via a novel tag-cache architecture. In Proc. the 51st Annual Design Automation Conference (DAC), Jun. 2014. DOI: https:\/\/doi.org\/10.1145\/2593069.2593197."},{"issue":"3S","key":"2561_CR21","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1145\/2872887.2750387","volume":"43","author":"C Chou","year":"2015","unstructured":"Chou C, Jaleel A, Qureshi M K. BEAR: Techniques for mitigating bandwidth bloat in gigascale DRAM caches. ACM SIGARCH Computer Architecture News, 2015, 43(3S): 198\u2013210. DOI: https:\/\/doi.org\/10.1145\/2872887.2750387.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"11","key":"2561_CR22","doi-asserted-by":"publisher","first-page":"1914","DOI":"10.1109\/TC.2020.3029615","volume":"70","author":"F Hameed","year":"2021","unstructured":"Hameed F, Khan A A, Castrillon J. Improving the performance of block-based DRAM caches via tag-data decoupling. IEEE Trans. Computers, 2021, 70(11): 1914\u20131927. DOI: https:\/\/doi.org\/10.1109\/TC.2020.3029615.","journal-title":"IEEE Trans. Computers"},{"key":"2561_CR23","doi-asserted-by":"publisher","first-page":"673","DOI":"10.1109\/ECTC32696.2021.00117","volume-title":"Proc. the 71st IEEE Electronic Components and Technology Conference (ECTC)","author":"M Kawano","year":"2021","unstructured":"Kawano M, Wang X Y, Ren Q, Loh W L, Rao B C, Chui K J. One-step TSV process development for 4-layer wafer stacked DRAM. In Proc. the 71st IEEE Electronic Components and Technology Conference (ECTC), Jun. 1\u2013Jul. 4, 2021, pp.673\u2013679. DOI: https:\/\/doi.org\/10.1109\/ECTC32696.2021.00117."},{"key":"2561_CR24","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1109\/LSSC.2022.3171862","volume":"5","author":"X Jiang","year":"2022","unstructured":"Jiang X, Zuo F, Wang S, Zhou X, Wang Y, Liu Q, Ren Q, Liu M. A 1596-GB\/s 48-Gb stacked embedded DRAM 384-core SoC with hybrid bonding integration. IEEE Solid-State Circuits Letters, 2022, 5: 110\u2013113. DOI: https:\/\/doi.org\/10.1109\/LSSC.2022.3171862.","journal-title":"IEEE Solid-State Circuits Letters"},{"key":"2561_CR25","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1145\/3453688.3461503","volume-title":"Proc. the 31st Great Lakes Symposium on VLSI","author":"B Bose","year":"2021","unstructured":"Bose B, Thakkar I. Characterization and mitigation of electromigration effects in TSV-based power delivery network enabled 3D-stacked DRAMs. In Proc. the 31st Great Lakes Symposium on VLSI, Jun. 2021, pp.101\u2013107. DOI: https:\/\/doi.org\/10.1145\/3453688.3461503."},{"key":"2561_CR26","doi-asserted-by":"publisher","first-page":"102364","DOI":"10.1016\/j.sysarc.2021.102364","volume":"123","author":"B Agarwalla","year":"2022","unstructured":"Agarwalla B, Das S, Sahu N. Process variation aware DRAM-Cache resizing. Journal of Systems Architecture, 2022, 123: 102364. DOI: https:\/\/doi.org\/10.1016\/j.sysarc.2021.102364.","journal-title":"Journal of Systems Architecture"},{"key":"2561_CR27","doi-asserted-by":"publisher","first-page":"179101","DOI":"10.1007\/s11432-019-2672-5","volume":"63","author":"W Cheng","year":"2020","unstructured":"Cheng W, Cai R, Zeng L, Feng D, Brinkmann A, Wang Y. IMCI: An efficient fingerprint retrieval approach based on 3D stacked memory. Science China Information Sciences, 2020, 63: 179101. DOI: https:\/\/doi.org\/10.1007\/s11432-019-2672-5.","journal-title":"Science China Information Sciences"},{"key":"2561_CR28","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/MICRO.2014.36","volume-title":"Proc. the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"N Gulur","year":"2014","unstructured":"Gulur N, Mehendale M, Manikantan R, Govindarajan R. Bi-modal DRAM cache: Improving hit rate, hit latency and bandwidth. In Proc. the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2014, pp.38\u201350. DOI: https:\/\/doi.org\/10.1109\/MICRO.2014.36."},{"key":"2561_CR29","volume-title":"Proc. the 2005 Annual Conference on USENIX Annual Technical Conference","author":"S Jiang","year":"2005","unstructured":"Jiang S, Chen F, Zhang X. CLOCK-Pro: An effective improvement of the CLOCK replacement. In Proc. the 2005 Annual Conference on USENIX Annual Technical Conference, Apr. 2005."},{"key":"2561_CR30","doi-asserted-by":"publisher","first-page":"920","DOI":"10.1109\/DATE.2010.5456920","volume-title":"Proc. the 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","author":"A Janapsatya","year":"2010","unstructured":"Janapsatya A, Ignjatovi\u0107 A, Peddersen J, Parameswaran S. Dueling CLOCK: Adaptive cache replacement policy based on the CLOCK algorithm. In Proc. the 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), Mar. 2010, pp.920\u2013925. DOI: https:\/\/doi.org\/10.1109\/DATE.2010.5456920."},{"key":"2561_CR31","first-page":"187","volume-title":"Proc. the 3rd USENIX Conference on File and Storage Technologies (FAST)","author":"S Bansal","year":"2004","unstructured":"Bansal S, Modha D S. CAR: Clock with adaptive replacement. In Proc. the 3rd USENIX Conference on File and Storage Technologies (FAST), Mar. 2004, pp.187\u2013200."},{"key":"2561_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3319647.3325838","volume-title":"Proc. the 12th ACM International Conference on Systems and Storage (SYSTOR)","author":"C Li","year":"2019","unstructured":"Li C. CLOCK-pro+: Improving CLOCK-pro cache replacement with utility-driven adaptation. In Proc. the 12th ACM International Conference on Systems and Storage (SYSTOR), May 2019, pp.1\u20137. DOI: https:\/\/doi.org\/10.1145\/3319647.3325838."},{"issue":"2","key":"2561_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert N, Beckmann B, Black G, Reinhardt S K, Saidi A, Basu A, Hestness J, Hower D R, Krishna T, Sardashti S, Sen R, Sewell K, Shoaib M, Vaish N, Hill M D, Wood D A. The gem5 simulator. ACM SIGARCH Computer Architecture News, 2011, 39(2): 1\u20137. DOI: https:\/\/doi.org\/10.1145\/2024716.2024718.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2561_CR34","doi-asserted-by":"publisher","first-page":"392","DOI":"10.1109\/ISVLSI.2012.82","volume-title":"Proc. the 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","author":"M Poremba","year":"2012","unstructured":"Poremba M, Xie Y. NVMain: An architectural-level main memory simulator for emerging non-volatile memories. In Proc. the 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Aug. 2012, pp.392\u2013397. DOI: https:\/\/doi.org\/10.1109\/ISVLSI.2012.82."},{"key":"2561_CR35","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MICRO.2014.51","volume-title":"Proc. the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"D Jevdjic","year":"2014","unstructured":"Jevdjic D, Loh G H, Kaynak C, Falsafi B. Unison cache: A scalable and effective die-stacked DRAM cache. In Proc. the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2014, pp.25\u201337. DOI: https:\/\/doi.org\/10.1109\/MICRO.2014.51."},{"key":"2561_CR36","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/MICRO.2014.63","volume-title":"Proc. the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"C C Chou","year":"2014","unstructured":"Chou C C, Jaleel A, Qureshi M K. CAMEO: A two-level memory organization with capacity of main memory and flexibility of hardware-managed cache. In Proc. the 47th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2014, pp.1\u201312. DOI: https:\/\/doi.org\/10.1109\/MICRO.2014.63."},{"key":"2561_CR37","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/MICRO.2012.31","volume-title":"Proc. the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"J Sim","year":"2012","unstructured":"Sim J, Loh G H, Kim H, OConnor M, Thottethodi M. A mostly-clean DRAM cache for effective hit speculation and self-balancing dispatch. In Proc. the 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Dec. 2012, pp.247\u2013257. DOI: https:\/\/doi.org\/10.1109\/MICRO.2012.31."},{"key":"2561_CR38","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1109\/ICCD46524.2019.00055","volume-title":"Proc. the 37th IEEE International Conference on Computer Design (ICCD)","author":"V Young","year":"2019","unstructured":"Young V, Chishti Z A, Qureshi M K. TicToc: Enabling bandwidth-efficient DRAM caching for both hits and misses in hybrid memory systems. In Proc. the 37th IEEE International Conference on Computer Design (ICCD), Nov. 2019, pp.341\u2013349. DOI: https:\/\/doi.org\/10.1109\/ICCD46524.2019.00055."},{"issue":"2","key":"2561_CR39","doi-asserted-by":"publisher","first-page":"1885","DOI":"10.1007\/s11227-021-03948-5","volume":"78","author":"M Zhang","year":"2022","unstructured":"Zhang M, Kim J G, Yoon S K, Kim S D. Dynamic recognition prefetch engine for DRAM-PCM hybrid main memory. The Journal of Supercomputing, 2022, 78(2): 1885\u20131902. DOI: https:\/\/doi.org\/10.1007\/s11227-021-03948-5.","journal-title":"The Journal of Supercomputing"},{"issue":"3","key":"2561_CR40","doi-asserted-by":"publisher","first-page":"991","DOI":"10.3390\/app11030991","volume":"11","author":"S G Choi","year":"2021","unstructured":"Choi S G, Kim J G, Kim S D. Adaptive granularity based last-level cache prefetching method with eDRAM prefetch buffer for graph processing applications. Applied Sciences, 2021, 11(3): 991. DOI: https:\/\/doi.org\/10.3390\/app11030991.","journal-title":"Applied Sciences"},{"key":"2561_CR41","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/ISPASS48437.2020.00047","volume-title":"Proc. the 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"O O Kilic","year":"2020","unstructured":"Kilic O O, Tallent N R, Friese R D. Rapid memory footprint access diagnostics. In Proc. the 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Aug. 2020, pp.273\u2013284. DOI: https:\/\/doi.org\/10.1109\/ISPASS48437.2020.00047."},{"key":"2561_CR42","doi-asserted-by":"publisher","first-page":"155048","DOI":"10.1109\/ACCESS.2021.3126739","volume":"9","author":"Y S Oh","year":"2021","unstructured":"Oh Y S, Chung E Y. Energy-efficient shared cache using way prediction based on way access dominance detection. IEEE Access, 2021, 9: 155048\u2013155057. DOI: https:\/\/doi.org\/10.1109\/ACCESS.2021.3126739.","journal-title":"IEEE Access"},{"key":"2561_CR43","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/HPCA.2016.7446068","volume-title":"Proc. the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"H Jang","year":"2016","unstructured":"Jang H, Lee Y, Kim J, Kim Y, Kim J, Jeong J, Lee J W. Efficient footprint caching for Tagless DRAM Caches. In Proc. the 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), Mar. 2016, pp.237\u2013248. DOI: https:\/\/doi.org\/10.1109\/HPCA.2016.7446068."},{"issue":"6","key":"2561_CR44","doi-asserted-by":"publisher","first-page":"232","DOI":"10.1587\/transele.2021LHP0004","volume":"E105.C","author":"S Tsukada","year":"2022","unstructured":"Tsukada S, Takayashiki H, Sato M, Komatsu K, Kobayashi H. A metadata prefetching mechanism for hybrid memory architectures. IEICE Trans. Electronics, 2022, E105.C(6): 232\u2013243. DOI: https:\/\/doi.org\/10.1587\/transele.2021LHP0004.","journal-title":"IEICE Trans. Electronics"},{"key":"2561_CR45","doi-asserted-by":"publisher","first-page":"328","DOI":"10.1109\/ISCA.2018.00036","volume-title":"Proc. the 45th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"V Young","year":"2018","unstructured":"Young V, Chou C, Jaleel A, Qureshi M. ACCORD: Enabling associativity for gigascale DRAM caches by coordinating way-install and way-prediction. In Proc. the 45th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA), Jun. 2018, pp.328\u2013339. DOI: https:\/\/doi.org\/10.1109\/ISCA.2018.00036."},{"issue":"1","key":"2561_CR46","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1109\/TETC.2018.2800721","volume":"9","author":"P Chen","year":"2021","unstructured":"Chen P, Yue J, Liao X, Jin H. Trade-off between hit rate and hit latency for optimizing DRAM cache. IEEE Trans. Emerging Topics in Computing, 2021, 9(1): 55\u201364. DOI: https:\/\/doi.org\/10.1109\/TETC.2018.2800721.","journal-title":"IEEE Trans. Emerging Topics in Computing"},{"issue":"4","key":"2561_CR47","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1145\/3293447","volume":"15","author":"E Vasilakis","year":"2018","unstructured":"Vasilakis E, Papaefstathiou V, Trancoso P, Sourdis I. Decoupled fused cache: Fusing a decoupled LLC with a DRAM cache. ACM Trans. Architecture and Code Optimization (TACO), 2018, 15(4): 65. DOI: https:\/\/doi.org\/10.1145\/3293447.","journal-title":"ACM Trans. Architecture and Code Optimization (TACO)"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-2561-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-023-2561-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-2561-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T05:53:17Z","timestamp":1737006797000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-023-2561-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":47,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2024,11]]}},"alternative-id":["2561"],"URL":"https:\/\/doi.org\/10.1007\/s11390-023-2561-y","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]},"assertion":[{"value":"4 June 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 September 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 January 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Conflict of Interest The authors declare that they have no conflict of interest.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics"}}]}}