{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,21]],"date-time":"2024-09-21T04:19:37Z","timestamp":1726892377252},"reference-count":58,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1007\/s11390-023-2939-x","type":"journal-article","created":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T06:01:55Z","timestamp":1726812115000},"page":"871-894","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Skyway: Accelerate Graph Applications with a Dual-Path Architecture and Fine-Grained Data Management"],"prefix":"10.1007","volume":"39","author":[{"given":"Mo","family":"Zou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Zhe","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ru-Jia","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xian-He","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao-Chun","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Rui","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi-Min","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,9,20]]},"reference":[{"key":"2939_CR1","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1145\/2274576.2274578","volume-title":"Proc. the 15th International Conference on Database Theory","author":"W F Fan","year":"2012","unstructured":"Fan W F. Graph pattern matching revised for social network analysis. In Proc. the 15th International Conference on Database Theory, Mar. 2012, pp.8\u201321. DOI: https:\/\/doi.org\/10.1145\/2274576.2274578."},{"key":"2939_CR2","doi-asserted-by":"publisher","unstructured":"Kwak H, Lee C, Park H, Moon S. What is Twitter, a social network or a news media? In Proc. the 19th International Conference on World Wide Web, Apr. 2010, pp.591\u2013600. DOI: https:\/\/doi.org\/10.1145\/1772690.1772751.","DOI":"10.1145\/1772690.1772751"},{"key":"2939_CR3","doi-asserted-by":"publisher","first-page":"487","DOI":"10.1007\/978-1-4419-6045-0_16","volume-title":"Managing and Mining Graph Data","author":"L Tang","year":"2010","unstructured":"Tang L, Liu H. Graph mining applications to social network analysis. In Managing and Mining Graph Data, Aggarwal C C, Wang H X (eds.), Springer, 2010, pp.487\u2013513. DOI: https:\/\/doi.org\/10.1007\/978-1-4419-6045-0_16."},{"issue":"6","key":"2939_CR4","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/TPAMI.2009.28","volume":"31","author":"T S Caetano","year":"2009","unstructured":"Caetano T S, McAuley J J, Cheng L, Le Q V, Smola A J. Learning graph matching. IEEE Trans. Pattern Analysis and Machine Intelligence, 2009, 31(6): 1048\u20131058. DOI: https:\/\/doi.org\/10.1109\/TPAMI.2009.28.","journal-title":"IEEE Trans. Pattern Analysis and Machine Intelligence"},{"issue":"2","key":"2939_CR5","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1089\/cmb.2008.11TT","volume":"16","author":"S Navlakha","year":"2009","unstructured":"Navlakha S, Schatz M C, Kingsford C. Revealing biological modules via graph summarization. Journal of Computational Biology, 2009, 16(2): 253\u2013264. DOI: https:\/\/doi.org\/10.1089\/cmb.2008.11TT.","journal-title":"Journal of Computational Biology"},{"issue":"3","key":"2939_CR6","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1145\/3007787.3001163","volume":"44","author":"S Han","year":"2016","unstructured":"Han S, Liu X Y, Mao H Z, Pu J, Pedram A, Horowitz M A, Dally W J. EIE: Efficient inference engine on compressed deep neural network. ACM SIGARCH Computer Architecture News, 2016, 44(3): 243\u2013254. DOI: https:\/\/doi.org\/10.1145\/3007787.3001163.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2939_CR7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00010","volume-title":"Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture","author":"A Mukkara","year":"2018","unstructured":"Mukkara A, Beckmann N, Abeydeera M, Ma X S, Sanchez D. Exploiting locality in graph analytics through hardware-accelerated traversal scheduling. In Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2018. DOI: https:\/\/doi.org\/10.1109\/MICRO.2018.00010."},{"key":"2939_CR8","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/IPDPS.2016.110","volume-title":"Proc. the 2016 IEEE International Parallel and Distributed Processing Symposium","author":"J Arai","year":"2016","unstructured":"Arai J, Shiokawa H, Yamamuro T, Onizuka M, Iwamura S. Rabbit order: Just-in-time parallel reordering for fast graph analysis. In Proc. the 2016 IEEE International Parallel and Distributed Processing Symposium, May 2016, pp.22\u201331. DOI: https:\/\/doi.org\/10.1109\/IPDPS.2016.110."},{"key":"2939_CR9","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/IISWC.2018.8573478","volume-title":"Proc. the 2018 IEEE International Symposium on Workload Characterization","author":"V Balaji","year":"2018","unstructured":"Balaji V, Lucia B. When is graph reordering an optimization? Studying the effect of lightweight graph reordering across applications and input graphs. In Proc. the 2018 IEEE International Symposium on Workload Characterization, Sept. 30\u2013Oct. 2, 2018, pp.203\u2013214. DOI: https:\/\/doi.org\/10.1109\/IISWC.2018.8573478."},{"key":"2939_CR10","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9041948","volume-title":"Proc. the 2019 IEEE International Symposium on Workload Characterization","author":"P Faldu","year":"2019","unstructured":"Faldu P, Diamond J, Grot B. A closer look at lightweight graph reordering. In Proc. the 2019 IEEE International Symposium on Workload Characterization, Nov. 2019. DOI: https:\/\/doi.org\/10.1109\/IISWC47752.2019.9041948."},{"key":"2939_CR11","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/HiPC.2017.00039","volume-title":"Proc. the 24th International Conference on High Performance Computing","author":"K Lakhotia","year":"2017","unstructured":"Lakhotia K, Singapura S, Kannan R, Prasanna V. Re-CALL: Reordered cache aware locality based graph processing. In Proc. the 24th International Conference on High Performance Computing, Dec. 2017, pp.273\u2013282. DOI: https:\/\/doi.org\/10.1109\/HiPC.2017.00039."},{"key":"2939_CR12","doi-asserted-by":"publisher","first-page":"1813","DOI":"10.1145\/2882903.2915220","volume-title":"Proc. the 2016 International Conference on Management of Data","author":"H Wei","year":"2016","unstructured":"Wei H, Yu J X, Lu C, Lin X M. Speedup graph processing by graph ordering. In Proc. the 2016 International Conference on Management of Data, Jun. 2016, pp.1813\u20131828. DOI: https:\/\/doi.org\/10.1145\/2882903.2915220."},{"key":"2939_CR13","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1109\/BigData.2017.8257937","volume-title":"Proc. the 2017 IEEE International Conference on Big Data","author":"Y M Zhang","year":"2017","unstructured":"Zhang Y M, Kiriansky V, Mendis C, Amarasinghe S, Zaharia M. Making caches work for graph analytics. In Proc. the 2017 IEEE International Conference on Big Data, Dec. 2017, pp.293\u2013302. DOI: https:\/\/doi.org\/10.1109\/BigData.2017.8257937."},{"issue":"1","key":"2939_CR14","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/LCA.2022.3151087","volume":"21","author":"M Zou","year":"2022","unstructured":"Zou M, Zhang M Z, Wang R J, Sun X H, Ye X C, Fan D R, Tang Z M. Accelerating graph processing with lightweight learning-based data reordering. IEEE Computer Architecture Letters, 2022, 21(1): 5\u20138. DOI: https:\/\/doi.org\/10.1109\/LCA.2022.3151087.","journal-title":"IEEE Computer Architecture Letters"},{"key":"2939_CR15","doi-asserted-by":"publisher","first-page":"668","DOI":"10.1109\/HPCA51647.2021.00062","volume-title":"Proc. the 2021 IEEE International Symposium on High-Performance Computer Architecture","author":"V Balaji","year":"2021","unstructured":"Balaji V, Crago N, Jaleel A, Lucia B. P-OPT: Practical optimal cache replacement for graph analytics. In Proc. the 2021 IEEE International Symposium on High-Performance Computer Architecture, Feb. 27-\/Mar. 3, 2021, pp.668\u2013681. DOI: https:\/\/doi.org\/10.1109\/HPCA51647.2021.00062."},{"key":"2939_CR16","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/HPCA47549.2020.00028","volume-title":"Proc. the 2020 IEEE International Symposium on High Performance Computer Architecture","author":"P Faldu","year":"2020","unstructured":"Faldu P, Diamond J, Grot B. Domain-specialized cache management for graph analytics. In Proc. the 2020 IEEE International Symposium on High Performance Computer Architecture, Feb. 2020, pp.234\u2013248. DOI: https:\/\/doi.org\/10.1109\/HPCA47549.2020.00028."},{"key":"2939_CR17","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1145\/3352460.3358254","volume-title":"Proc. the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"A Mukkara","year":"2019","unstructured":"Mukkara A, Beckmann N, Sanchez D. PHI: Architectural support for synchronization- and bandwidth-efficient commutative scatter updates. In Proc. the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2019, pp.1009\u20131022. DOI: https:\/\/doi.org\/10.1145\/3352460.3358254."},{"key":"2939_CR18","doi-asserted-by":"publisher","first-page":"908","DOI":"10.1109\/MICRO50266.2020.00078","volume-title":"Proc. the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"S Rahman","year":"2020","unstructured":"Rahman S, Abu-Ghazaleh N, Gupta R. GraphPulse: An event-driven hardware accelerator for asynchronous graph processing. In Proc. the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2020, pp.908\u2013921. DOI: https:\/\/doi.org\/10.1109\/MICRO50266.2020.00078."},{"key":"2939_CR19","doi-asserted-by":"publisher","first-page":"615","DOI":"10.1145\/3352460.3358318","volume-title":"Proc. the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"M Y Yan","year":"2019","unstructured":"Yan M Y, Hu X, Li S C, Basak A, Li H, Ma X, Akgun I, Feng Y J, Gu P, Deng L, Ye X C, Zhang Z M, Fan D R, Xie Y. Alleviating irregularity in graph analytics acceleration: A hardware\/software co-design approach. In Proc. the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2019, pp.615\u2013628. DOI: https:\/\/doi.org\/10.1145\/3352460.3358318."},{"issue":"2","key":"2939_CR20","doi-asserted-by":"publisher","first-page":"593","DOI":"10.1145\/3296957.3173197","volume":"53","author":"D Zhang","year":"2018","unstructured":"Zhang D, Ma X Y, Thomson M, Chiou D. Minnow: Lightweight offload engines for worklist management and worklist-directed prefetching. ACM SIGPLAN Notices, 2018, 53(2): 593\u2013607. DOI: https:\/\/doi.org\/10.1145\/3296957.3173197.","journal-title":"ACM SIGPLAN Notices"},{"key":"2939_CR21","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1109\/HPCA51647.2021.00039","volume-title":"Proc. the 2021 IEEE International Symposium on High-Performance Computer Architecture","author":"Y Zhang","year":"2021","unstructured":"Zhang Y, Liao X F, Jin H, He L G, He B S, Liu H K, Gu L. DepGraph: A dependency-driven accelerator for efficient iterative graph processing. In Proc. the 2021 IEEE International Symposium on High-Performance Computer Architecture, Feb. 27\u2013Mar. 3, 2021, pp.371\u2013384. DOI: https:\/\/doi.org\/10.1109\/HPCA51647.2021.00039."},{"key":"2939_CR22","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1007\/978-3-031-22677-9_15","volume-title":"Proc. the 22nd International Conference on Algorithms and Architectures for Parallel Processing","author":"M Zou","year":"2022","unstructured":"Zou M, Yan M Y, Li W M, Tang Z M, Ye X C, Fan D R. GEM: Execution-aware cache management for graph analytics. In Proc. the 22nd International Conference on Algorithms and Architectures for Parallel Processing, Oct. 2022, pp.273\u2013292. DOI: https:\/\/doi.org\/10.1007\/978-3-031-22677-9_15."},{"key":"2939_CR23","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1145\/3064176.3064191","volume-title":"Proc. the 12th European Conference on Computer Systems","author":"S Maass","year":"2017","unstructured":"Maass S, Min C, Kashyap S, Kang W, Kumar M, Kim T. Mosaic: Processing a trillion-edge graph on a single machine. In Proc. the 12th European Conference on Computer Systems, Apr. 2017, pp.527\u2013543. DOI: https:\/\/doi.org\/10.1145\/3064176.3064191."},{"key":"2939_CR24","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1145\/2442516.2442530","volume-title":"Proc. the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","author":"J L Shun","year":"2013","unstructured":"Shun J L, Blelloch G E. Ligra: A lightweight graph processing framework for shared memory. In Proc. the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Feb. 2013, pp.135\u2013146. DOI: https:\/\/doi.org\/10.1145\/2442516.2442530."},{"key":"2939_CR25","doi-asserted-by":"publisher","unstructured":"Beamer S, Asanovi\u0107 K, Patterson D. The GAP benchmark suite. arXiv: 1508.03619, 2015. https:\/\/doi.org\/10.48550\/arXiv.1508.03619, Jan. 2024.","DOI":"10.48550\/arXiv.1508.03619"},{"key":"2939_CR26","first-page":"31","volume-title":"Proc. the 10th USENIX Symposium on Operating Systems Design and Implementation","author":"A Kyrola","year":"2012","unstructured":"Kyrola A, Blelloch G, Guestrin C. GraphChi: Large-scale graph computation on just a PC. In Proc. the 10th USENIX Symposium on Operating Systems Design and Implementation, Oct. 2012, pp.31\u201346."},{"issue":"11","key":"2939_CR27","doi-asserted-by":"publisher","first-page":"1214","DOI":"10.14778\/2809974.2809983","volume":"8","author":"N Sundaram","year":"2015","unstructured":"Sundaram N, Satish N, Patwary M M A, Dulloor S R, Vadlamudi S G, Das D, Dubey P. GraphMat: High performance graph analytics made productive. Proceedings of the VLDB Endowment, 2015, 8(11): 1214\u20131225. DOI: https:\/\/doi.org\/10.14778\/2809974.2809983.","journal-title":"Proceedings of the VLDB Endowment"},{"key":"2939_CR28","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1515\/9781400841356.195","volume-title":"The Structure and Dynamics of Networks","author":"M Faloutsos","year":"2006","unstructured":"Faloutsos M, Faloutsos P, Faloutsos C. On power-law relationships of the Internet topology. In The Structure and Dynamics of Networks, Newman M, Barab\u00e1si A L, Watts D J (eds.), Princeton University Press, 2006, pp.195\u2013206. DOI: https:\/\/doi.org\/10.1515\/9781400841356.195."},{"key":"2939_CR29","first-page":"17","volume-title":"Proc. the 10th USENIX Symposium on Operating Systems Design and Implementation","author":"J E Gonzalez","year":"2012","unstructured":"Gonzalez J E, Low Y, Gu H J, Bickson D, Guestrin C. PowerGraph: Distributed graph-parallel computation on natural graphs. In Proc. the 10th USENIX Symposium on Operating Systems Design and Implementation, Oct. 2012, pp.17\u201330."},{"key":"2939_CR30","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/ISPASS.2018.00033","volume-title":"Proc. the 2018 IEEE International Symposium on Performance Analysis of Systems and Software","author":"L Jiang","year":"2018","unstructured":"Jiang L, Chen L S, Qiu J. Performance characterization of multi-threaded graph processing applications on many-integrated-core architecture. In Proc. the 2018 IEEE International Symposium on Performance Analysis of Systems and Software, Apr. 2018, pp.199\u2013208. DOI: https:\/\/doi.org\/10.1109\/ISPASS.2018.00033."},{"issue":"3","key":"2939_CR31","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1145\/2508148.2485963","volume":"41","author":"D Sanchez","year":"2013","unstructured":"Sanchez D, Kozyrakis C. ZSim: Fast and accurate microarchitectural simulation of thousand-core systems. ACM SIGARCH Computer Architecture News, 2013, 41(3): 475\u2013486. DOI: https:\/\/doi.org\/10.1145\/2508148.2485963.","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"2","key":"2939_CR32","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1109\/LCA.2020.2973991","volume":"19","author":"S Li","year":"2020","unstructured":"Li S, Yang Z Y, Reddy D, Srivastava A, Jacob B. DRAMsim3: A cycle-accurate, thermal-capable DRAM simulator. IEEE Computer Architecture Letters, 2020, 19(2): 106\u2013109. DOI: https:\/\/doi.org\/10.1109\/LCA.2020.2973991.","journal-title":"IEEE Computer Architecture Letters"},{"key":"2939_CR33","doi-asserted-by":"publisher","first-page":"373","DOI":"10.1109\/HPCA.2019.00051","volume-title":"Proc. the 2019 IEEE International Symposium on High Performance Computer Architecture","author":"A Basak","year":"2019","unstructured":"Basak A, Li S C, Hu X, Oh S M, Xie X F, Zhao L, Jiang X W, Xie Y. Analysis and optimization of the memory hierarchy for graph processing workloads. In Proc. the 2019 IEEE International Symposium on High Performance Computer Architecture, Feb. 2019, pp.373\u2013386. DOI: https:\/\/doi.org\/10.1109\/HPCA.2019.00051."},{"issue":"2","key":"2939_CR34","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1145\/342001.339668","volume":"28","author":"S Rixner","year":"2000","unstructured":"Rixner S, Dally W J, Kapasi U J, Mattson P, Owens J D. Memory access scheduling. ACM SIGARCH Computer Architecture News, 2000, 28(2): 128\u2013138. DOI: https:\/\/doi.org\/10.1145\/342001.339668.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"2939_CR35","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1145\/3307650.3322231","volume-title":"Proc. the 46th International Symposium on Computer Architecture","author":"H Hassan","year":"2019","unstructured":"Hassan H, Patel M, Kim J S, Yaglikci A G, Vijaykumar N, Ghiasi N M, Ghose S, Mutlu O. CROW: A low-cost substrate for improving DRAM performance, energy efficiency, and reliability. In Proc. the 46th International Symposium on Computer Architecture, Jun. 2019, pp.129\u2013142. DOI: https:\/\/doi.org\/10.1145\/3307650.3322231."},{"key":"2939_CR36","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.50","volume-title":"Proc. the 2012 International Conference on High Performance Computing, Networking, Storage and Analysis","author":"S Beamer","year":"2012","unstructured":"Beamer S, Asanovic K, Patterson D. Direction-optimizing breadth-first search. In Proc. the 2012 International Conference on High Performance Computing, Networking, Storage and Analysis, Nov. 2012. DOI: https:\/\/doi.org\/10.1109\/SC.2012.50."},{"key":"2939_CR37","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161100","volume-title":"Proc. the 2009 IEEE International Symposium on Parallel & Distributed Processing","author":"K Madduri","year":"2009","unstructured":"Madduri K, Ediger D, Jiang K, Bader D A, Chavarria-Miranda D. A faster parallel algorithm and efficient multithreaded implementations for evaluating betweenness centrality on massive datasets. In Proc. the 2009 IEEE International Symposium on Parallel & Distributed Processing, May 2009. DOI: https:\/\/doi.org\/10.1109\/IPDPS.2009.5161100."},{"key":"2939_CR38","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/IPDPS.2018.00012","volume-title":"Proc. the 2018 IEEE International Parallel and Distributed Processing Symposium","author":"M Sutton","year":"2018","unstructured":"Sutton M, Ben-Nun T, Barak A. Optimizing parallel graph connectivity computation via subgraph sampling. In Proc. the 2018 IEEE International Parallel and Distributed Processing Symposium, May 2018, pp.12\u201321. DOI: https:\/\/doi.org\/10.1109\/IPDPS.2018.00012."},{"key":"2939_CR39","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1145\/3368826.3377909","volume-title":"Proc. the 18th ACM\/IEEE International Symposium on Code Generation and Optimization","author":"Y M Zhang","year":"2020","unstructured":"Zhang Y M, Brahmakshatriya A, Chen X Y, Dhulipala L, Kamil S, Amarasinghe S, Shun J. Optimizing ordered graph algorithms with Graphit. In Proc. the 18th ACM\/IEEE International Symposium on Code Generation and Optimization, Feb. 2020, pp.158\u2013170. DOI: https:\/\/doi.org\/10.1145\/3368826.3377909."},{"key":"2939_CR40","doi-asserted-by":"publisher","first-page":"722","DOI":"10.1007\/978-3-540-76298-0_52","volume-title":"Proc. the 6th International Semantic Web Conference on the Semantic Web","author":"S Auer","year":"2007","unstructured":"Auer S, Bizer C, Kobilarov G, Lehmann J, Cyganiak R, Ives Z. DBpedia: A nucleus for a web of open data. In Proc. the 6th International Semantic Web Conference on the Semantic Web, Nov. 2007, pp.722\u2013735. DOI: https:\/\/doi.org\/10.1007\/978-3-540-76298-0_52."},{"key":"2939_CR41","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1145\/2615569.2615674","volume-title":"Proc. the 2014 ACM Conference on Web Science","author":"O Lehmberg","year":"2014","unstructured":"Lehmberg O, Meusel R, Bizer C. Graph structure in the web: Aggregated by pay-level domain. In Proc. the 2014 ACM Conference on Web Science, Jun. 2014, pp.119\u2013128. DOI: https:\/\/doi.org\/10.1145\/2615569.2615674."},{"key":"2939_CR42","doi-asserted-by":"publisher","first-page":"1343","DOI":"10.1145\/2487788.2488173","volume-title":"Proc. the 22nd International Conference on World Wide Web","author":"J Kunegis","year":"2013","unstructured":"Kunegis J. KONECT: The Koblenz network collection. In Proc. the 22nd International Conference on World Wide Web, May 2013, pp.1343\u20131350. DOI: https:\/\/doi.org\/10.1145\/2487788.2488173."},{"key":"2939_CR43","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1609\/icwsm.v4i1.14033","volume-title":"Proc. the 2010 International AAAI Conference on Web and Social Media","author":"M Cha","year":"2010","unstructured":"Cha M, Haddadi H, Benevenuto F, Gummadi K. Measuring user influence in Twitter: The million follower fallacy. In Proc. the 2010 International AAAI Conference on Web and Social Media, May 2010, pp.10\u201317. DOI: https:\/\/doi.org\/10.1609\/icwsm.v4i1.14033."},{"key":"2939_CR44","doi-asserted-by":"publisher","unstructured":"Davis T A, Hu Y F. The university of Florida sparse matrix collection. ACM Trans. Mathematical Software, 2011, 38(1): Article No. 1. DOI: https:\/\/doi.org\/10.1145\/2049662.2049663.","DOI":"10.1145\/2049662.2049663"},{"key":"2939_CR45","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1109\/MICRO50266.2020.00036","volume-title":"Proc. the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Y H Wang","year":"2020","unstructured":"Wang Y H, Orosa L, Peng X J, Guo Y, Ghose S, Patel M, Kim J S, Luna J G, Sadrosadati M, Ghiasi N M, Mutlu O. FIGARO: Improving system performance via finegrained In-DRAM data relocation and caching. In Proc. the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2020, pp.313\u2013328. DOI: https:\/\/doi.org\/10.1109\/MICRO50266.2020.00036."},{"key":"2939_CR46","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1109\/MICRO.2018.00031","volume-title":"Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture","author":"B Lin","year":"2018","unstructured":"Lin B, Healy M B, Miftakhutdinov R, Emma P G, Patt Y. Duplicon cache: Mitigating off-chip memory bank and bank group conflicts via data duplication. In Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2018, pp.285\u2013297. DOI: https:\/\/doi.org\/10.1109\/MICRO.2018.00031."},{"key":"2939_CR47","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/MICRO.2007.33","volume-title":"Proc. the 40th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"N Muralimanohar","year":"2007","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi N P. Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In Proc. the 40th Annual IEEE\/ACM International Symposium on Microarchitecture, Dec. 2007, pp.3\u201314. DOI: https:\/\/doi.org\/10.1109\/MICRO.2007.33."},{"key":"2939_CR48","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1145\/1815961.1815971","volume-title":"Proc. the 37th International Symposium on Computer Architecture","author":"A Jaleel","year":"2010","unstructured":"Jaleel A, Theobald K B, Steely S C, Emer J. High performance cache replacement using re-reference interval prediction (RRIP). In Proc. the 37th International Symposium on Computer Architecture, Jun. 2010, pp.60\u201371. DOI: https:\/\/doi.org\/10.1145\/1815961.1815971."},{"key":"2939_CR49","doi-asserted-by":"publisher","first-page":"1243","DOI":"10.1109\/IPDPS.2013.16","volume-title":"Proc. the 27th International Symposium on Parallel and Distributed Processing","author":"S Gupta","year":"2013","unstructured":"Gupta S, Gao H L, Zhou H Y. Adaptive cache bypassing for inclusive last level caches. In Proc. the 27th International Symposium on Parallel and Distributed Processing, May 2013, pp.1243\u20131253. DOI: https:\/\/doi.org\/10.1109\/IPDPS.2013.16."},{"key":"2939_CR50","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1145\/1542275.1542290","volume-title":"Proc. the 23rd International Conference on Supercomputing","author":"L X Xiang","year":"2009","unstructured":"Xiang L X, Chen T Z, Shi Q S, Hu W. Less reused filter: Improving L2 cache performance via filtering less reused lines. In Proc. the 23rd International Conference on Supercomputing, Jun. 2009, pp.68\u201379. DOI: https:\/\/doi.org\/10.1145\/1542275.1542290."},{"key":"2939_CR51","doi-asserted-by":"publisher","first-page":"510","DOI":"10.1109\/ICCD.1997.628916","volume-title":"Proc. the 1997 International Conference on Computer Design VLSI in Computers and Processors","author":"L K John","year":"1997","unstructured":"John L K, Subramanian A. Design and performance evaluation of a cache assist to implement selective caching. In Proc. the 1997 International Conference on Computer Design VLSI in Computers and Processors, Oct. 1997, pp.510\u2013518. DOI: https:\/\/doi.org\/10.1109\/ICCD.1997.628916."},{"key":"2939_CR52","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370536","volume-title":"Proc. the 2007 IEEE International Parallel and Distributed Processing Symposium","author":"K Malkowski","year":"2007","unstructured":"Malkowski K, Link G, Raghavan P, Irwin M J. Load miss prediction-exploiting power performance trade-offs. In Proc. the 2007 IEEE International Parallel and Distributed Processing Symposium, Mar. 2007. DOI: https:\/\/doi.org\/10.1109\/IPDPS.2007.370536."},{"issue":"11","key":"2939_CR53","doi-asserted-by":"publisher","first-page":"1535","DOI":"10.1109\/TC.2011.197","volume":"61","author":"Y Etsion","year":"2012","unstructured":"Etsion Y, Feitelson D G. Exploiting core working sets to filter the L1 cache with random sampling. IEEE Trans. Computers, 2012, 61(11): 1535\u20131550. DOI: https:\/\/doi.org\/10.1109\/TC.2011.197.","journal-title":"IEEE Trans. Computers"},{"key":"2939_CR54","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1109\/MICRO.1999.809450","volume-title":"Proc. the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture","author":"J D Collins","year":"1999","unstructured":"Collins J D, Tullsen D M. Hardware identification of cache conflict misses. In Proc. the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture, Nov. 1999, pp.126\u2013135. DOI: https:\/\/doi.org\/10.1109\/MICRO.1999.809450."},{"key":"2939_CR55","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1109\/ICPP.2003.1240592","volume-title":"Proc. the 2003 International Conference on Parallel Processing","author":"J Jalminger","year":"2003","unstructured":"Jalminger J, Stenstrom P. A novel approach to cache block reuse predictions. In Proc. the 2003 International Conference on Parallel Processing, Oct. 2003, pp.294\u2013302. DOI: https:\/\/doi.org\/10.1109\/ICPP.2003.1240592."},{"key":"2939_CR56","doi-asserted-by":"publisher","unstructured":"Wang P Y, Wang J, Li C, Wang J Z, Zhu H J, Guo M Y. Grus: Toward unified-memory-efficient high-performance graph processing on GPU. ACM Trans. Architecture and Code Optimization, 2021, 18(2): Article No. 22. DOI: https:\/\/doi.org\/10.1145\/3444844.","DOI":"10.1145\/3444844"},{"key":"2939_CR57","doi-asserted-by":"publisher","first-page":"304","DOI":"10.1109\/PACT52795.2021.00029","volume-title":"Proc. the 30th International Conference on Parallel Architectures and Compilation Techniques","author":"P Y Wang","year":"2021","unstructured":"Wang P Y, Li C, Wang J, Wang T L, Zhang L, Leng J W, Chen Q, Guo M Y. Skywalker: Efficient alias-method-based graph sampling and random walk on GPUs. In Proc. the 30th International Conference on Parallel Architectures and Compilation Techniques, Sept. 2021, pp.304\u2013317. DOI: https:\/\/doi.org\/10.1109\/PACT52795.2021.00029."},{"key":"2939_CR58","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387537","volume-title":"Proc. the 15th European Conference on Computer Systems","author":"A H N Sabet","year":"2020","unstructured":"Sabet A H N, Zhao Z J, Gupta R. Subway: Minimizing data transfer during out-of-GPU-memory graph processing. In Proc. the 15th European Conference on Computer Systems, Apr. 2020, Article No. 12. DOI: https:\/\/doi.org\/10.1145\/3342195.3387537."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-2939-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-023-2939-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-2939-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T06:12:13Z","timestamp":1726812733000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-023-2939-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":58,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,7]]}},"alternative-id":["2939"],"URL":"https:\/\/doi.org\/10.1007\/s11390-023-2939-x","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]},"assertion":[{"value":"28 October 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 October 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 September 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"<b>Conflict of Interest<\/b> Xian-He Sun is an associate editor for Journal of Computer Science and Technology and was not involved in the editorial review of this article. All authors declare that there are no other competing interests.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics"}}]}}