{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:29:53Z","timestamp":1772609393124,"version":"3.50.1"},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1007\/s11390-023-3285-8","type":"journal-article","created":{"date-parts":[[2023,11,9]],"date-time":"2023-11-09T08:23:54Z","timestamp":1699518234000},"page":"737-753","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Functional Verification for Agile Processor Development: A Case for Workflow Integration"],"prefix":"10.1007","volume":"38","author":[{"given":"Yi-Nan","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zi-Hao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Fan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua-Qiang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia-Wei","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin-Juan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zi-Fei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sa","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kan","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning-Hui","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Gang","family":"Bao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,7,31]]},"reference":[{"issue":"2","key":"3285_CR1","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1145\/3282307","volume":"62","author":"JL Hennessy","year":"2019","unstructured":"Hennessy J L, Patterson D A. A new golden age for computer architecture. Communications of the ACM, 2019, 62(2): 48\u201360. https:\/\/doi.org\/10.1145\/3282307.","journal-title":"Communications of the ACM"},{"issue":"4","key":"3285_CR2","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MM.2020.3002606","volume":"40","author":"YG Bao","year":"2020","unstructured":"Bao Y G, Carlson T E. Agile and open-source hardware. IEEE Micro, 2020, 40(4): 6\u20139. https:\/\/doi.org\/10.1109\/MM.2020.3002606.","journal-title":"IEEE Micro"},{"issue":"2","key":"3285_CR3","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MM.2016.11","volume":"36","author":"Y Lee","year":"2016","unstructured":"Lee Y, Waterman A, Cook H, Zimmer B, Keller B, Puggelli A, Kwak J, Jevtic R, Bailey S, Blagojevic M, Chiu P F, Avizienis R, Richards B, Bachrach J, Patterson D, Alon E, Nikolic B, Asanovi\u0107 K. An agile approach to building RISC-V microprocessors. IEEE Micro, 2016, 36(2): 8\u201320. https:\/\/doi.org\/10.1109\/MM.2016.11.","journal-title":"IEEE Micro"},{"key":"3285_CR4","doi-asserted-by":"publisher","unstructured":"Xu Y N, Yu Z H, Tang D, Chen G K, Chen L, Gou L R, Jin Y, Li Q R, Li X, Li Z J, Lin J W, Liu T, Liu Z G, Tan J Z, Wang H Q, Wang H Z, Wang K F, Zhang C Q, Zhang F W, Zhang L J, Zhang Z F, Zhao Y Y, Zhou Y Y, Zhou Y K, Zou J R, Cai Y, Huan D D, Li Z S, Zhao J Y, Chen Z H, He W, Quan Q Y, Liu X, Wang S, Shi K, Sun N H, Bao Y G. Towards developing high performance RISC-V processors using agile methodology. In Proc. the 55th IEEE\/ACM International Symposium on Microarchitecture, Oct. 2022, pp.1178\u20131199. https:\/\/doi.org\/10.1109\/MICRO56248.2022.00080.","DOI":"10.1109\/MICRO56248.2022.00080"},{"issue":"4","key":"3285_CR5","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/MM.2023.3273562","volume":"43","author":"YN Xu","year":"2023","unstructured":"Xu Y N, Yu Z H, Tang D, Cai Y, Huan D D, He W, Sun N H, Bao Y G. Toward developing high-performance RISC-V processors using agile methodology. IEEE Micro, 2023, 43(4): 98\u2013106. https:\/\/doi.org\/10.1109\/MM.2023.3273562.","journal-title":"IEEE Micro"},{"key":"3285_CR6","doi-asserted-by":"publisher","unstructured":"Kabylkas N, Thorn T, Srinath S, Xekalakis P, Renau J. Effective processor verification with logic fuzzer enhanced co-simulation. In Proc. the 54th Annual IEEE\/ACM International Symposium on Microarchitecture, Oct. 2021, pp.667\u2013678. https:\/\/doi.org\/10.1145\/3466752.3480092.","DOI":"10.1145\/3466752.3480092"},{"issue":"2-2020","key":"3285_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/IEEESTD.2020.9195920","volume":"1800","author":"IEEE","year":"2020","unstructured":"IEEE. IEEE standard for universal verification methodology language reference manual. IEEE Std 1800.2-2020, 2020, pp.1\u2013458. https:\/\/doi.org\/10.1109\/IEEESTD.2020.9195920.","journal-title":"IEEE Std"},{"key":"3285_CR8","doi-asserted-by":"publisher","unstructured":"Bachrach J, Vo H, Richards B, Lee Y, Waterman A, Avi\u017eienis R, Wawrzynek J, Asanovi\u0107 K. Chisel: Constructing hardware in a Scala embedded language. In Proc. the 49th Annual Design Automation Conference, Jun. 2012, pp.1216\u20131225. https:\/\/doi.org\/10.1145\/2228360.2228584.","DOI":"10.1145\/2228360.2228584"},{"key":"3285_CR9","doi-asserted-by":"publisher","unstructured":"Beamer S, Donofrio D. Efficiently exploiting low activity factors to accelerate RTL simulation. In Proc. the 57th ACM\/IEEE Design Automation Conference, July. 2020. https:\/\/doi.org\/10.1109\/DAC18072.2020.9218632.","DOI":"10.1109\/DAC18072.2020.9218632"},{"key":"3285_CR10","doi-asserted-by":"publisher","unstructured":"Yu S Z, Dong Y F, Liu J Y, Li Y, Wu Z L, Jansen D N, Zhang L J. CHA: Supporting SVA-like assertions in formal verification of chisel programs (tool paper). In Proc. the 20th International Conference on Software Engineering and Formal Methods, Sept. 2022, pp.324\u2013331. https:\/\/doi.org\/10.1007\/978-3-031-17108-6_20.","DOI":"10.1007\/978-3-031-17108-6_20"},{"key":"3285_CR11","doi-asserted-by":"publisher","unstructured":"Karandikar S, Mao H, Kim D, Biancolin D, Amid A, Lee D, Pemberton N, Amaro E, Schmidt C, Chopra A, Huang Q J, Kovacs K, Nikolic B, Katz R, Bachrach J, Asanovi\u0107 K. FireSim: FPGA-accelerated cycle-exact scale-out system simulation in the public cloud. In Proc. the 45th ACM\/IEEE Annual International Symposium on Computer Architecture, July. 2018, pp.29\u201342. https:\/\/doi.org\/10.1109\/ISCA.2018.00014.","DOI":"10.1109\/ISCA.2018.00014"},{"issue":"2","key":"3285_CR12","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1145\/307988.307989","volume":"4","author":"C Kern","year":"1999","unstructured":"Kern C, Greenstreet M R. Formal verification in hardware design: A survey. ACM Trans. Design Automation of Electronic Systems, 1999, 4(2): 123\u2013193. https:\/\/doi.org\/10.1145\/307988.307989.","journal-title":"ACM Trans. Design Automation of Electronic Systems"},{"key":"3285_CR13","unstructured":"Asanovi\u0107 K, Avizienis R, Bachrach J, Beamer S, Biancolin D, Celio C, Cook H, Dabbelt D, Hauser J, Izraelevitz A, Karandikar S, Keller B, Kim D, Koenig J, Lee Y, Love E, Maas M, Magyar A, Mao H, Moreto M, Ou A, Patterson D A, Richards B, Schmidt C, Twigg S, Vo H, Waterman A. The rocket chip generator. Technical Report UCB\/EECS-2016-17, EECS Department, University of California, Berkeley, 2016. https:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html, July. 2023."},{"key":"3285_CR14","doi-asserted-by":"publisher","unstructured":"Laeufer K, Koenig J, Kim D, Bachrach J, Sen K. RFUZZ: Coverage-directed fuzz testing of RTL on FPGAs. In Proc. the 2018 IEEE\/ACM International Conference on Computer-Aided Design, Nov. 2018. https:\/\/doi.org\/10.1145\/3240765.3240842.","DOI":"10.1145\/3240765.3240842"},{"key":"3285_CR15","doi-asserted-by":"publisher","unstructured":"Hur J, Song S, Kwon D, Baek E, Kim J, Lee B. DifuzzRTL: Differential fuzz testing to find CPU bugs. In Proc. the 42nd IEEE Symposium on Security and Privacy, May 2021, pp.1286\u20131303. https:\/\/doi.org\/10.1109\/SP40001.2021.00103.","DOI":"10.1109\/SP40001.2021.00103"},{"key":"3285_CR16","unstructured":"Trippel T, Shin K G, Chernyakhovsky A, Kelly G, Rizzo D, Hicks M. Fuzzing hardware like software. In Proc. the 31st USENIX Security Symposium, Aug. 2022, pp.3237\u20133254."},{"key":"3285_CR17","doi-asserted-by":"publisher","unstructured":"Fioraldi A, Maier D C, Zhang D J, Balzarotti D. LibAFL: A framework to build modular and reusable fuzzers. In Proc. the 2022 ACM SIGSAC Conference on Computer and Communications Security, Nov. 2022, pp.1051\u20131065. https:\/\/doi.org\/10.1145\/3548606.3560602.","DOI":"10.1145\/3548606.3560602"},{"key":"3285_CR18","doi-asserted-by":"publisher","unstructured":"Izraelevitz A, Koenig J, Li P, Lin R, Wang A, Magyar A, Kim D, Schmidt C, Markley C, Lawson J, Bachrach J. Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations. In Proc. the 2017 IEEE\/ACM International Conference on Computer-Aided Design, Nov. 2017, pp.209\u2013216. https:\/\/doi.org\/10.1109\/ICCAD.2017.8203780.","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"3285_CR19","doi-asserted-by":"publisher","unstructured":"Kim D, Celio C, Karandikar S, Biancolin D, Bachrach J, Asanovi\u0107 K. DESSERT: Debugging RTL effectively with state snapshotting for error replays across trillions of cycles. In Proc. the 28th International Conference on Field Programmable Logic and Applications, Aug. 2018, pp.76\u2013764. https:\/\/doi.org\/10.1109\/FPL.2018.00021.","DOI":"10.1109\/FPL.2018.00021"},{"key":"3285_CR20","doi-asserted-by":"publisher","unstructured":"Skinner H, Trapani Possignolo R, Wang S H, Renau J. LiveSim: A fast hot reload simulator for HDLs. In Proc. the 2020 IEEE International Symposium on Performance Analysis of Systems and Software, Aug. 2020, pp.126\u2013135. https:\/\/doi.org\/10.1109\/ISPASS48437.2020.00028.","DOI":"10.1109\/ISPASS48437.2020.00028"},{"key":"3285_CR21","unstructured":"Wang H, Zhang Z, Jin Y, Zhang L, Wang K. Nutshell: A Linux-compatible RISC-V processor designed by undergraduates. https:\/\/riscv.org\/proceedings\/2020\/09\/risc-vglobal-forum-proceedings\/, July 2023."},{"issue":"3","key":"3285_CR22","doi-asserted-by":"publisher","first-page":"476","DOI":"10.7544\/issn1000-1239.202221036","volume":"60","author":"KF Wang","year":"2023","unstructured":"Wang K F, Xu Y N, Yu Z H, Tang D, Chen G K, Chen X, Gou L R, Hu X, Jin Y, Li Q R, Li X, Lin J W, Liu T, Liu Z G, Wang H Q, Wang H Z, Zhang C Q, Zhang F W, Zhang L J, Zhang Z F, Zhang Z Y, Zhao Y Y, Zhou Y Y, Zou J R, Cai Y, Huan D D, Li Z S, Zhao J Y, He W, Sun N H, Bao Y G. XiangShan open-source high performance RISC-V processor design and implementation. Journal of Computer Research and Development, 2023, 60(3): 476\u2013493. (in Chinese) https:\/\/doi.org\/10.7544\/issn1000-1239.202221036.","journal-title":"Journal of Computer Research and Development"},{"key":"3285_CR23","doi-asserted-by":"publisher","unstructured":"Lockhart D, Zibrat G, Batten C. PyMTL: A unified framework for vertically integrated computer architecture research. In Proc. the 47th Annual IEEE\/ACM International Symposium on Microarchitecture, Dec. 2014, pp.280\u2013292. https:\/\/doi.org\/10.1109\/MICRO.2014.50.","DOI":"10.1109\/MICRO.2014.50"},{"key":"3285_CR24","doi-asserted-by":"publisher","unstructured":"Wang H Y, Beamer S. RepCut: Superlinear parallel RTL simulation with replication-aided partitioning. In Proc. the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Mar. 2023, pp.572\u2013585. https:\/\/doi.org\/10.1145\/3582016.3582034.","DOI":"10.1145\/3582016.3582034"},{"key":"3285_CR25","doi-asserted-by":"publisher","unstructured":"Jiang S N, Ilbeyi B, Batten C. Mamba: Closing the performance gap in productive hardware development frameworks. In Proc. the 55th ACM\/ESDA\/IEEE Design Automation Conference, Jun. 2018. https:\/\/doi.org\/10.1109\/DAC.2018.8465576.","DOI":"10.1109\/DAC.2018.8465576"},{"key":"3285_CR26","doi-asserted-by":"publisher","unstructured":"Shi K, Xu S X, Diao Y H, Boland D, Bao Y G. ENCORE: Efficient architecture verification framework with FPGA acceleration. In Proc. the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Feb. 2023, pp.209\u2013219. https:\/\/doi.org\/10.1145\/3543622.3573187.","DOI":"10.1145\/3543622.3573187"},{"key":"3285_CR27","doi-asserted-by":"publisher","unstructured":"Xing Y, Lu H X, Gupta A, Malik S. Leveraging processor modeling and verification for general hardware modules. In Proc. the 2021 Design, Automation & Test in Europe Conference & Exhibition, Feb. 2021, pp.1130\u20131135. https:\/\/doi.org\/10.23919\/DATE51398.2021.9474194.","DOI":"10.23919\/DATE51398.2021.9474194"},{"key":"3285_CR28","doi-asserted-by":"publisher","unstructured":"Naylor M, Moore S. A generic synthesisable test bench. In Proc. the 2015 ACM\/IEEE International Conference on Formal Methods and Models for Codesign, Sept. 2015, pp.128\u2013137. https:\/\/doi.org\/10.1109\/MEMCOD.2015.7340479.","DOI":"10.1109\/MEMCOD.2015.7340479"},{"key":"3285_CR29","doi-asserted-by":"publisher","unstructured":"Shen H H, Wei W L, Chen Y J, Chen B W, Guo Q. Coverage directed test generation: Godson experience. In Proc. the 17th Asian Test Symposium, Nov. 2008, pp.321\u2013326. https:\/\/doi.org\/10.1109\/ATS.2008.42.","DOI":"10.1109\/ATS.2008.42"},{"key":"3285_CR30","doi-asserted-by":"publisher","unstructured":"Huang B Y, Zhang H C, Subramanyan P, Vizel Y, Gupta A, Malik S. Instruction-level abstraction (ILA): A uniform specification for system-on-chip (SoC) verification. ACM Trans. Design Automation of Electronic Systems, 2019, 24(1): Article No. 10. https:\/\/doi.org\/10.1145\/3282444.","DOI":"10.1145\/3282444"},{"key":"3285_CR31","doi-asserted-by":"publisher","unstructured":"Canakci S, Delshadtehrani L, Eris F, Taylor M B, Egele M, Joshi A. DirectFuzz: Automated test generation for RTL designs using directed graybox fuzzing. In Proc. the 58th ACM\/IEEE Design Automation Conference, Dec. 2021, pp.529\u2013534. https:\/\/doi.org\/10.1109\/DAC18074.2021.9586289.","DOI":"10.1109\/DAC18074.2021.9586289"},{"issue":"2","key":"3285_CR32","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/MDAT.2020.3024144","volume":"38","author":"SN Jiang","year":"2021","unstructured":"Jiang S N, Ou Y H, Pan P T, Cheng K S, Zhang Y X, Batten C. PyH2: Using PyMTL3 to create productive and open-source hardware testing methodologies. IEEE Design & Test, 2021, 38(2): 53\u201361. https:\/\/doi.org\/10.1109\/MDAT.2020.3024144.","journal-title":"IEEE Design & Test"},{"key":"3285_CR33","doi-asserted-by":"publisher","unstructured":"Laeufer K, Iyer V, Biancolin D, Bachrach J, Nikoli\u0107 B, Sen K. Simulator independent coverage for RTL hardware languages. In Proc. the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Mar. 2023, pp.606\u2013615. https:\/\/doi.org\/10.1145\/3582016.3582019.","DOI":"10.1145\/3582016.3582019"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-3285-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-023-3285-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-023-3285-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,9]],"date-time":"2023-11-09T08:35:46Z","timestamp":1699518946000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-023-3285-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":33,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,7]]}},"alternative-id":["3285"],"URL":"https:\/\/doi.org\/10.1007\/s11390-023-3285-8","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]},"assertion":[{"value":"7 April 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"5 July 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 July 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}