{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:23:19Z","timestamp":1783527799977,"version":"3.55.0"},"reference-count":63,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. Technol."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1007\/s11390-026-5611-4","type":"journal-article","created":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T14:22:03Z","timestamp":1783520523000},"page":"742-760","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Survey of Coarse-Grained Reconfigurable Architectures Mapping Algorithms"],"prefix":"10.1007","volume":"41","author":[{"given":"Yi-Min","family":"Du","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ke-Yang","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing-Lin","family":"Shi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Qing","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tian-Hao","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rui","family":"Hong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,7,8]]},"reference":[{"issue":"7","key":"5611_CR1","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1109\/MCOM.2015.7158271","volume":"53","author":"L Liu","year":"2015","unstructured":"Liu L, Zhou Y, Tian L, Shi J. CPC-based backward-compatible network access for LTE cognitive radio cellular networks. IEEE Communications Magazine, 2015, 53(7): 93\u201399. DOI: https:\/\/doi.org\/10.1109\/MCOM.2015.7158271.","journal-title":"IEEE Communications Magazine"},{"issue":"5","key":"5611_CR2","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MCOM.2019.1800235","volume":"57","author":"Y Zhou","year":"2019","unstructured":"Zhou Y, Tian L, Liu L, Qi Y. Fog computing enabled future mobile communication networks: A convergence of communication and computing. IEEE Communications Magazine, 2019, 57(5): 20\u201327. DOI: https:\/\/doi.org\/10.1109\/MCOM.2019.1800235.","journal-title":"IEEE Communications Magazine"},{"issue":"2","key":"5611_CR3","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MNET.2024.3352130","volume":"38","author":"Y Qi","year":"2024","unstructured":"Qi Y, Zhou Y, Cai Q, Zhang H, Xu Y, Shi J, Li S. Architecture, characteristics, and resource management of integration of sensing, communications, and computing in 6G. IEEE Network, 2024, 38(2): 54\u201361. DOI: https:\/\/doi.org\/10.1109\/MNET.2024.3352130.","journal-title":"IEEE Network"},{"issue":"3","key":"5611_CR4","doi-asserted-by":"publisher","first-page":"253","DOI":"10.1016\/j.dcan.2020.05.003","volume":"6","author":"Y Zhou","year":"2020","unstructured":"Zhou Y, Liu L, Wang L, Hui N, Cui X, Wu J, Peng Y, Qi Y, Xing C. Service-aware 6G: An intelligent and open network based on the convergence of communication, computing and caching. Digital Communications and Networks, 2020, 6(3): 253\u2013260. DOI: https:\/\/doi.org\/10.1016\/j.dcan.2020.05.003.","journal-title":"Digital Communications and Networks"},{"issue":"2","key":"5611_CR5","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/JSSC.2019.2952839","volume":"55","author":"G Peng","year":"2020","unstructured":"Peng G, Liu L, Zhou S, Yin S, Wei S. A 2.92-Gb\/s\/W and 0.43-Gb\/s\/MG flexible and scalable CGRA-based baseband processor for massive MIMO detection. IEEE Journal of Solid-State Circuits, 2020, 55(2): 505\u2013519. DOI: https:\/\/doi.org\/10.1109\/JSSC.2019.2952839.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"5611_CR6","doi-asserted-by":"publisher","first-page":"103243","DOI":"10.1016\/j.sysarc.2024.103243","volume":"154","author":"Z Hassan","year":"2024","unstructured":"Hassan Z, Ometov A, Lohan E S, Nurmi J. Coarse-grained reconfigurable architectures for radio baseband processing: A survey. Journal of Systems Architecture, 2024, 154:103243. DOI: https:\/\/doi.org\/10.1016\/j.sysarc.2024.103243.","journal-title":"Journal of Systems Architecture"},{"key":"5611_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/VLSITSA60681.2024.10546457","volume-title":"Proc. the 2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA)","author":"Y C Lin","year":"2024","unstructured":"Lin Y C, Chiou R H, Lin Y C, Yang C H. A 919GMACs\/J reconfigurable SIMD array processor for baseband signal processing. In Proc. the 2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA), Apr. 2024, pp.1\u20134. DOI: https:\/\/doi.org\/10.1109\/VLSITSA60681.2024.10546457."},{"key":"5611_CR8","doi-asserted-by":"publisher","unstructured":"Liu L, Zhu J, Li Z, Lu Y, Deng Y, Han J, Yin S, Wei S. A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications. ACM Computing Surveys (CSUR), 2019, 52(6): Article No. 118. DOI: https:\/\/doi.org\/10.1145\/3357375.","DOI":"10.1145\/3357375"},{"key":"5611_CR9","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MICRO.2018.00013","volume-title":"Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"D Voitsechov","year":"2018","unstructured":"Voitsechov D, Port O, Etsion Y. Inter-thread communication in multithreaded, reconfigurable coarse-grain arrays. In Proc. the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Oct. 2018, pp.42\u201354. DOI: https:\/\/doi.org\/10.1109\/MICRO.2018.00013."},{"key":"5611_CR10","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1109\/ISCA45697.2020.00032","volume-title":"Proc. the 47th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"J Weng","year":"2020","unstructured":"Weng J, Liu S, Dadu V, Wang Z, Shah P, Nowatzki T. DSAGEN: Synthesizing programmable spatial accelerators. In Proc. the 47th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA), Jun. 2020, pp.268\u2013281. DOI: https:\/\/doi.org\/10.1109\/ISCA45697.2020.00032."},{"key":"5611_CR11","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1109\/SAMOS.2016.7818353","volume-title":"Proc. the 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","author":"M Wijtvliet","year":"2016","unstructured":"Wijtvliet M, Waeijen L, Corporaal H. Coarse grained reconfigurable architectures in the past 25 years: Overview and classification. In Proc. the 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), Jul. 2016, pp.235\u2013244. DOI: https:\/\/doi.org\/10.1109\/SAMOS.2016.7818353."},{"key":"5611_CR12","doi-asserted-by":"publisher","first-page":"146719","DOI":"10.1109\/ACCESS.2020.3012084","volume":"8","author":"A Podobas","year":"2020","unstructured":"Podobas A, Sano K, Matsuoka S. A survey on coarsegrained reconfigurable architectures from a performance perspective. IEEE Access, 2020, 8: 146719\u2013146743. DOI: https:\/\/doi.org\/10.1109\/ACCESS.2020.3012084.","journal-title":"IEEE Access"},{"key":"5611_CR13","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/IPDPSW63119.2024.00125","volume-title":"Proc. the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"M Saito","year":"2024","unstructured":"Saito M, Kojima T, Takase H, Nakamura H. A scalable mapping method for elastic CGRAs. In Proc. the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), May 2024, pp.650\u2013657. DOI: https:\/\/doi.org\/10.1109\/IPDPSW63119.2024.00125."},{"key":"5611_CR14","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/2435264.2435296","volume-title":"Proc. the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Y Huang","year":"2013","unstructured":"Huang Y, Ienne P, Temam O, Chen Y, Wu C. Elastic CGRAs. In Proc. the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Feb. 2013, pp.171\u2013180. DOI: https:\/\/doi.org\/10.1145\/2435264.2435296."},{"key":"5611_CR15","doi-asserted-by":"publisher","first-page":"655","DOI":"10.1109\/IPDPSW55747.2022.00115","volume-title":"Proc. the 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"O Ragheb","year":"2022","unstructured":"Ragheb O, Yu T, Beidas R, Anderson J. Elastic multi-context CGRAs. In Proc. the 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Jun. 2022, pp.655\u2013662. DOI: https:\/\/doi.org\/10.1109\/IPDPSW55747.2022.00115."},{"key":"5611_CR16","unstructured":"Vazquez D, Miranda J, Rodriguez A, Otero A, Schiavone P D, Atienza D. STRELA: STReaming ELastic CGRA accelerator for embedded systems. arXiv: 2404.12503, 2024. https:\/\/arxiv.org\/abs\/2404.12503, Mar. 2026."},{"key":"5611_CR17","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume-title":"Proc. the 13th International Conference on Field Programmable Logic and Applications","author":"B Mei","year":"2003","unstructured":"Mei B, Vernalde S, Verkest D, De Man H, Lauwereins R. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proc. the 13th International Conference on Field Programmable Logic and Applications, Jan. 2003, pp.61\u201370. DOI: https:\/\/doi.org\/10.1007\/978-3-540-45234-8_7."},{"key":"5611_CR18","doi-asserted-by":"publisher","first-page":"642","DOI":"10.1109\/IPDPSW63119.2024.00124","volume-title":"Proc. the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"O Ragheb","year":"2024","unstructured":"Ragheb O, Wicklund S, Walker M, Beidas R, Ragab A, Yu T, Anderson J. CGRA-ME 2.0: A research framework for next-generation CGRA architectures and CAD. In Proc. the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), May 2024, pp.642\u2013649. DOI: https:\/\/doi.org\/10.1109\/IPDPSW63119.2024.00124."},{"key":"5611_CR19","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/FPL57034.2022.00067","volume-title":"Proc. the 32nd International Conference on Field-Programmable Logic and Applications (FPL)","author":"O Ragheb","year":"2022","unstructured":"Ragheb O, Yu T, Ma D, Anderson J. Modeling and exploration of elastic CGRAs. In Proc. the 32nd International Conference on Field-Programmable Logic and Applications (FPL), Aug. 29-Sept. 2, 2022, pp.404\u2013410. DOI: https:\/\/doi.org\/10.1109\/FPL57034.2022.00067."},{"key":"5611_CR20","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1109\/FPL64840.2024.00037","volume-title":"Proc. the 34th International Conference on Field-Programmable Logic and Applications (FPL)","author":"Y Mao","year":"2024","unstructured":"Mao Y, Gao X, Lou J, Qiu Y, Yin W, Luk W S, Wang L. CFEACT: A CGRA-based framework enabling agile CNN and transformer accelerator design. In Proc. the 34th International Conference on Field-Programmable Logic and Applications (FPL), Sept. 2024, pp.213\u2013219. DOI: https:\/\/doi.org\/10.1109\/FPL64840.2024.00037."},{"key":"5611_CR21","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ICFPT56656.2022.9974525","volume-title":"Proc. the 2022 International Conference on Field-Programmable Technology (ICFPT)","author":"B Adhi","year":"2022","unstructured":"Adhi B, Cortes C, Ueno T, Tan Y, Kojima T, Podobas A, Sano K. Exploring inter-tile connectivity for HPC-oriented CGRA with lower resource usage. In Proc. the 2022 International Conference on Field-Programmable Technology (ICFPT), Dec. 2022, pp.1\u20134. DOI: https:\/\/doi.org\/10.1109\/ICFPT56656.2022.9974525."},{"key":"5611_CR22","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656536","volume-title":"Proc. the 61st ACM\/IEEE Design Automation Conference","author":"M Jiang","year":"2024","unstructured":"Jiang M, Zhu Y, You H, Tan C, Li Z, Xu J, Ju L. FHECGRA: Enable efficient acceleration of fully homomorphic encryption on CGRAs. In Proc. the 61st ACM\/IEEE Design Automation Conference. Nov. 2024, Article No. 334. DOI: https:\/\/doi.org\/10.1145\/3649329.3656536."},{"key":"5611_CR23","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1109\/A-SSCC47793.2019.9056954","volume-title":"Proc. the 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","author":"B Wang","year":"2019","unstructured":"Wang B, Karunarathne M, Kulkarni A, Mitra T, Peh L S. HyCUBE: A 0.9V 26.4 MOPS\/mW, 290 pJ\/op, power efficient accelerator for IoT applications. In Proc. the 2019 IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov. 2019, pp.133\u2013136. DOI: https:\/\/doi.org\/10.1109\/A-SSCC47793.2019.9056954."},{"key":"5611_CR24","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262","volume-title":"Proc. the 54th Annual Design Automation Conference 2017","author":"M Karunaratne","year":"2017","unstructured":"Karunaratne M, Mohite A K, Mitra T, Peh L S. HyCUBE: A CGRA with reconfigurable single-cycle multihop interconnect. In Proc. the 54th Annual Design Automation Conference 2017, Jun. 2017, Article No. 45. DOI: https:\/\/doi.org\/10.1145\/3061639.3062262."},{"issue":"2","key":"5611_CR25","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1109\/TCAD.2021.3058313","volume":"41","author":"Z Li","year":"2022","unstructured":"Li Z, Wijerathne D, Chen X, Pathania A, Mitra T. ChordMap: Automated mapping of streaming applications onto CGRA. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2022, 41(2): 306\u2013319. DOI: https:\/\/doi.org\/10.1109\/TCAD.2021.3058313.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5611_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/DAC56929.2023.10247873","volume-title":"Proc. the 60th ACM\/IEEE Design Automation Conference (DAC)","author":"Y Luo","year":"2023","unstructured":"Luo Y, Tan C, Agostini N B, Li A, Tumeo A, Dave N, Geng T. ML-CGRA: An integrated compilation framework to enable efficient machine learning acceleration on CGRAs. In Proc. the 60th ACM\/IEEE Design Automation Conference (DAC), Jul. 2023, pp.1\u20136. DOI: https:\/\/doi.org\/10.1109\/DAC56929.2023.10247873."},{"key":"5611_CR27","doi-asserted-by":"publisher","first-page":"31","DOI":"10.2197\/ipsjtsldm.4.31","volume":"4","author":"K Choi","year":"2011","unstructured":"Choi K. Coarse-grained reconfigurable array: Architecture and application mapping. IPSJ Trans. System LSI Design Methodology, 2011, 4: 31\u201346. DOI: https:\/\/doi.org\/10.2197\/ipsjtsldm.4.31.","journal-title":"IPSJ Trans. System LSI Design Methodology"},{"key":"5611_CR28","doi-asserted-by":"publisher","unstructured":"Cardoso J A M P, Diniz P C, Weinhardt M. Compiling for reconfigurable computing: A survey. ACM Computing Surveys (CSUR), 2010, 42(4): Article No. 13. DOI: https:\/\/doi.org\/10.1145\/1749603.1749604.","DOI":"10.1145\/1749603.1749604"},{"issue":"11","key":"5611_CR29","doi-asserted-by":"publisher","first-page":"2301","DOI":"10.1109\/TCAD.2018.2857278","volume":"37","author":"I Bae","year":"2018","unstructured":"Bae I, Harris B, Min H, Egger B. Auto-tuning CNNs for coarse-grained reconfigurable array-based accelerators. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2018, 37(11): 2301\u20132310. DOI: https:\/\/doi.org\/10.1109\/TCAD.2018.2857278.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5611_CR30","doi-asserted-by":"publisher","first-page":"10296","DOI":"10.5555\/789083.1022741","volume-title":"Proc. the 2003 Design, Automation and Test in Europe Conference and Exhibition","author":"B Mei","year":"2003","unstructured":"Mei B, Vernalde S, Verkest D, De Man H, Lauwereins R. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In Proc. the 2003 Design, Automation and Test in Europe Conference and Exhibition, Mar. 2003, pp.10296\u201310301. DOI: https:\/\/doi.org\/10.5555\/789083.1022741."},{"key":"5611_CR31","doi-asserted-by":"publisher","first-page":"204","DOI":"10.1109\/ASAP61560.2024.00048","volume-title":"Proc. the 35th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP) (PhD forum paper)","author":"M Bouaziz","year":"2024","unstructured":"Bouaziz M, Fahmy S A. Leveraging MLIR for efficient irregular-shaped CGRA overlay design. In Proc. the 35th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP) (PhD forum paper), Jul. 2024, pp.204\u2013205. DOI: https:\/\/doi.org\/10.1109\/ASAP61560.2024.00048."},{"key":"5611_CR32","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756","volume-title":"Proc. the 50th Annual Design Automation Conference","author":"M Hamzeh","year":"2013","unstructured":"Hamzeh M, Shrivastava A, Vrudhula S. REGIMap: Register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs). In Proc. the 50th Annual Design Automation Conference, May 2013, Article No. 18. DOI: https:\/\/doi.org\/10.1145\/2463209.2488756."},{"key":"5611_CR33","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/DAC.2018.8465892","volume-title":"Proc. the 55th ACM\/ESDA\/IEEE Design Automation Conference","author":"S Dave","year":"2018","unstructured":"Dave S, Balasubramanian M, Shrivastava A. RAMP: Resource-aware mapping for CGRAs. In Proc. the 55th ACM\/ESDA\/IEEE Design Automation Conference, Jun. 2018, pp.1\u20136. DOI: https:\/\/doi.org\/10.1109\/DAC.2018.8465892."},{"key":"5611_CR34","first-page":"1","volume-title":"Proc. the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"D Liu","year":"2013","unstructured":"Liu D, Yin S, Liu L, Wei S. Polyhedral model based mapping optimization of loop nests for CGRAs. In Proc. the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), May 2013, pp.1\u20138."},{"key":"5611_CR35","doi-asserted-by":"publisher","first-page":"412","DOI":"10.1109\/HPCA51647.2021.00042","volume-title":"Proc. the 2021 IEEE International Symposium on High-Performance Computer Architecture","author":"C Torng","year":"2021","unstructured":"Torng C, Pan P, Ou Y, Tan C, Batten C. Ultra-elastic CGRAs for Irregular loop specialization. In Proc. the 2021 IEEE International Symposium on High-Performance Computer Architecture, Feb. 2021, pp.412\u2013425. DOI: https:\/\/doi.org\/10.1109\/HPCA51647.2021.00042."},{"key":"5611_CR36","doi-asserted-by":"publisher","first-page":"I-362","DOI":"10.1109\/SOCDC.2008.4815647","volume-title":"Proc. the 2008 International SoC Design Conference","author":"K Chang","year":"2008","unstructured":"Chang K, Choi K. Mapping control intensive kernels onto coarse-grained reconfigurable array architecture. In Proc. the 2008 International SoC Design Conference, Nov. 2008, pp.I-362\u2013I-365. DOI: https:\/\/doi.org\/10.1109\/SOCDC.2008.4815647."},{"key":"5611_CR37","doi-asserted-by":"publisher","unstructured":"Pager J, Jeyapaul R, Shrivastava A. A software scheme for multithreading on CGRAs. ACM Trans. Embedded Computing Systems (TECS), 2015, 14(1): Article No. 19. DOI: https:\/\/doi.org\/10.1145\/2638558.","DOI":"10.1145\/2638558"},{"key":"5611_CR38","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1109\/FPT.2012.6412149","volume-title":"Proc. the 2012 International Conference on Field-Programmable Technology","author":"L Chen","year":"2012","unstructured":"Chen L, Mitra T. Graph minor approach for application mapping on CGRAs. In Proc. the 2012 International Conference on Field-Programmable Technology, Dec. 2012, pp.285\u2013292. DOI: https:\/\/doi.org\/10.1109\/FPT.2012.6412149."},{"issue":"11","key":"5611_CR39","doi-asserted-by":"publisher","first-page":"1565","DOI":"10.1109\/TVLSI.2008.2001746","volume":"17","author":"J W Yoon","year":"2009","unstructured":"Yoon J W, Shrivastava A, Park S, Ahn M, Paek Y. A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures. IEEE Trans. Very Large Scale Integration (VLSI) Systems, 2009, 17(11): 1565\u20131578. DOI: https:\/\/doi.org\/10.1109\/TVLSI.2008.2001746.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"5611_CR40","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1109\/FCCM.2019.00019","volume-title":"Proc. the 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"M J P Walker","year":"2019","unstructured":"Walker M J P, Anderson J H. Generic connectivity-based CGRA mapping via integer linear programming. In Proc. the 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Apr. 2019, pp.65\u201373. DOI: https:\/\/doi.org\/10.1109\/FCCM.2019.00019."},{"key":"5611_CR41","doi-asserted-by":"publisher","first-page":"468","DOI":"10.1109\/IPDPSW59300.2023.00079","volume-title":"Proc. the 2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"O Ragheb","year":"2023","unstructured":"Ragheb O, Beidas R, Anderson J. Statically scheduled vs. elastic CGRA architectures: Impact on mapping feasibility. In Proc. the 2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), May 2023, pp.468\u2013475. DOI: https:\/\/doi.org\/10.1109\/IPDPSW59300.2023.00079."},{"key":"5611_CR42","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1109\/FPT.2002.1188678","volume-title":"Proc. the 2002 IEEE International Conference on Field-Programmable Technology","author":"B Mei","year":"2002","unstructured":"Mei B, Vernalde S, Verkest D, De Man H, Lauwereins R. DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In Proc. the 2002 IEEE International Conference on Field-Programmable Technology, 2002(FPT): 166\u2013173. DOI: https:\/\/doi.org\/10.1109\/FPT.2002.1188678."},{"key":"5611_CR43","doi-asserted-by":"publisher","first-page":"1284","DOI":"10.1145\/2228360.2228600","volume-title":"Proc. the 49th Annual Design Automation Conference","author":"M Hamzeh","year":"2012","unstructured":"Hamzeh M, Shrivastava A, Vrudhula S. EPIMap: Using epimorphism to map applications on CGRAs. In Proc. the 49th Annual Design Automation Conference, Jun. 2012, pp.1284\u20131291. DOI: https:\/\/doi.org\/10.1145\/2228360.2228600."},{"key":"5611_CR44","doi-asserted-by":"publisher","first-page":"268","DOI":"10.1007\/BFb0055254","volume-title":"Proc. the 8th International Workshop on Field-Programmable Logic and Applications. From FPGAs to Computing Paradigm","author":"K Bondalapati","year":"1998","unstructured":"Bondalapati K, Prasanna V K. Mapping loops onto reconfigurable architectures. In Proc. the 8th International Workshop on Field-Programmable Logic and Applications. From FPGAs to Computing Paradigm, Aug. 31\u2013Sept. 3, 1998, pp.268\u2013277. DOI: https:\/\/doi.org\/10.5555\/647925.739046."},{"key":"5611_CR45","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1145\/378239.378483","volume-title":"Proc. the 38th Annual Design Automation Conference","author":"K Bondalapati","year":"2001","unstructured":"Bondalapati K. Parallelizing DSP nested loops on reconfigurable architectures using data context switching. In Proc. the 38th Annual Design Automation Conference, Jun. 2001, pp.273\u2013276. DOI: https:\/\/doi.org\/10.1145\/378239.378483."},{"issue":"1","key":"5611_CR46","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MDT.2003.1173050","volume":"20","author":"J E Lee","year":"2003","unstructured":"Lee J E, Choi K, Dutt N D. Compilation approach for coarse-grained reconfigurable architectures. IEEE Design & Test of Computers, 2003, 20(1): 26\u201333. DOI: https:\/\/doi.org\/10.1109\/MDT.2003.1173050.","journal-title":"IEEE Design & Test of Computers"},{"key":"5611_CR47","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1109\/DAC18074.2021.9586267","volume-title":"Proc. the 58th ACM\/IEEE Design Automation Conference (DAC)","author":"Y Guo","year":"2021","unstructured":"Guo Y, Wang J, Zhang J, Luo G. Formulating data-arrival synchronizers in integer linear programming for CGRA mapping. In Proc. the 58th ACM\/IEEE Design Automation Conference (DAC), Dec. 2021, pp.943\u2013948. DOI: https:\/\/doi.org\/10.1109\/DAC18074.2021.9586267."},{"key":"5611_CR48","doi-asserted-by":"publisher","first-page":"1207","DOI":"10.1109\/DAC18074.2021.9586255","volume-title":"Proc. the 58th ACM\/IEEE Design Automation Conference (DAC)","author":"J Lee","year":"2021","unstructured":"Lee J, Carlson T E. Ultra-fast CGRA scheduling to enable run time, programmable CGRAs. In Proc. the 58th ACM\/IEEE Design Automation Conference (DAC), Dec. 2021, pp.1207\u20131212. DOI: https:\/\/doi.org\/10.1109\/DAC18074.2021.9586255."},{"key":"5611_CR49","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1007\/978-3030-81641-4_6","volume-title":"Proc. the 28th IFIP WG 10. 5\/IEEE International Conference on Very Large Scale Integration","author":"Y Miyasaka","year":"2021","unstructured":"Miyasaka Y, Fujita M, Mishchenko A, Wawrzynek J. SAT-based mapping of data-flow graphs onto coarsegrained reconfigurable arrays. In Proc. the 28th IFIP WG 10. 5\/IEEE International Conference on Very Large Scale Integration, Oct. 2021, pp.113\u2013131. DOI: https:\/\/doi.org\/10.1007\/978-3030-81641-4_6."},{"issue":"12","key":"5611_CR50","doi-asserted-by":"publisher","first-page":"3066","DOI":"10.1109\/TPDS.2021.3084804","volume":"32","author":"L Chen","year":"2021","unstructured":"Chen L, Zhu J, Deng Y, Li Z, Chen J, Jiang X, Yin S, Wei S, Liu L. An elastic task scheduling scheme on coarse-grained reconfigurable architectures. IEEE Trans. Parallel and Distributed Systems, 2021, 32(12): 3066\u20133080. DOI: https:\/\/doi.org\/10.1109\/TPDS.2021.3084804.","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"issue":"7","key":"5611_CR51","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1145\/1379023.1375678","volume":"43","author":"B De Sutter","year":"2008","unstructured":"De Sutter B, Coene P, Vander Aa T, Mei B. Placement-and-routing-based register allocation for coarse-grained reconfigurable arrays. ACM SIGPLAN Notices, 2008, 43(7): 151\u2013160. DOI: https:\/\/doi.org\/10.1145\/1379023.1375678.","journal-title":"ACM SIGPLAN Notices"},{"key":"5611_CR52","doi-asserted-by":"publisher","first-page":"776","DOI":"10.1109\/ASPDAC.2008.4484056","volume-title":"Proc. the 2008 Asia and South Pacific Design Automation Conference","author":"J W Yoon","year":"2008","unstructured":"Yoon J W, Shrivastava A, Park S, Ahn M, Jeyapaul R, Paek Y. SPKM: A novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures. In Proc. the 2008 Asia and South Pacific Design Automation Conference, Mar. 2008, pp.776\u2013782. DOI: https:\/\/doi.org\/10.1109\/ASPDAC.2008.4484056."},{"key":"5611_CR53","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1145\/1508128.1508158","volume-title":"Proc. the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"S Friedman","year":"2009","unstructured":"Friedman S, Carroll A, Van Essen B, Ylvisaker B, Ebeling C, Hauck S. SPR: An architecture-adaptive CGRA mapping tool. In Proc. the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Feb. 2009, pp.191\u2013200. DOI: https:\/\/doi.org\/10.1145\/1508128.1508158."},{"key":"5611_CR54","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1109\/CLUSTER51413.2022.00046","volume-title":"Proc. the 2022 IEEE International Conference on Cluster Computing (CLUSTER)","author":"B Adhi","year":"2022","unstructured":"Adhi B, Cortes C, Tan Y, Kojima T, Podobas A, Sano K. The cost of flexibility: Embedded versus discrete routers in CGRAs for HPC. In Proc. the 2022 IEEE International Conference on Cluster Computing (CLUSTER), Sept. 2022, pp.347\u2013356. DOI: https:\/\/doi.org\/10.1109\/CLUSTER51413.2022.00046."},{"key":"5611_CR55","doi-asserted-by":"publisher","first-page":"679","DOI":"10.1109\/IPDPSW55747.2022.00118","volume-title":"Proc. the 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"K J M Martin","year":"2022","unstructured":"Martin K J M. Twenty years of automated methods for mapping applications on CGRA. In Proc. the 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), May 2022, pp.679\u2013686. DOI: https:\/\/doi.org\/10.1109\/IPDPSW55747.2022.00118."},{"key":"5611_CR56","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/DAC.2018.8465799","volume-title":"Proc. the 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC)","author":"S A Chin","year":"2018","unstructured":"Chin S A, Anderson J H. An architecture-agnostic integer linear programming approach to CGRA mapping. In Proc. the 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC), Jun. 2018, pp.1\u20136. DOI: https:\/\/doi.org\/10.1109\/DAC.2018.8465799."},{"issue":"11","key":"5611_CR57","doi-asserted-by":"publisher","first-page":"2383","DOI":"10.1109\/TVLSI.2020.3009225","volume":"28","author":"T Kojima","year":"2020","unstructured":"Kojima T, Doan N A V, Amano H. GenMap: A genetic algorithmic approach for optimizing spatial mapping of coarse-grained reconfigurable architectures. IEEE Trans. Very Large Scale Integration (VLSI) Systems, 2020, 28(11): 2383\u20132396. DOI: https:\/\/doi.org\/10.1109\/TVLSI.2020.3009225.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"issue":"6","key":"5611_CR58","doi-asserted-by":"publisher","first-page":"1095","DOI":"10.1109\/TCAD.2018.2834397","volume":"38","author":"S Das","year":"2019","unstructured":"Das S, Martin K J M, Rossi D, Coussy P, Benini L. An energy-efficient integrated programmable array accelerator and compilation flow for near-sensor ultralow power processing. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2019, 38(6): 1095\u20131108. DOI: https:\/\/doi.org\/10.1109\/TCAD.2018.2834397.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"5611_CR59","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/ASAP.2014.6868652","volume-title":"Proc. the 25th IEEE International Conference on Application-Specific Systems, Architectures and Processors","author":"T Peyret","year":"2014","unstructured":"Peyret T, Corre G, Thevenin M, Martin K, Coussy P. Efficient application mapping on CGRAs based on backward simultaneous scheduling\/binding and dynamic graph transformations. In Proc. the 25th IEEE International Conference on Application-Specific Systems, Architectures and Processors, Jun. 2014, pp.169\u2013172. DOI: https:\/\/doi.org\/10.1109\/ASAP.2014.6868652."},{"key":"5611_CR60","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ISCAS.2017.8050274","volume-title":"Proc. the 2017 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"S Yin","year":"2017","unstructured":"Yin S, Liu D, Sun L, Liu L, Wei S. DFGNet: Mapping dataflow graph onto CGRA by a deep learning approach. In Proc. the 2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017, pp.1\u20134. DOI: https:\/\/doi.org\/10.1109\/ISCAS.2017.8050274."},{"key":"5611_CR61","doi-asserted-by":"publisher","first-page":"444","DOI":"10.1109\/HPCA53966.2022.00040","volume-title":"Proc. the 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"Z Li","year":"2022","unstructured":"Li Z, Wu D, Wijerathne D, Mitra T. LISA: Graph neural network based portable mapping on spatial accelerators. In Proc. the 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), Apr. 2022, pp.444\u2013459. DOI: https:\/\/doi.org\/10.1109\/HPCA53966.2022.00040."},{"key":"5611_CR62","doi-asserted-by":"publisher","first-page":"626","DOI":"10.1109\/IPDPSW63119.2024.00122","volume-title":"Proc. the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","author":"J Li","year":"2024","unstructured":"Li J, Dai Y, Hu Y, Li J, Yin W, Tao J, Wang L. TransMap: An efficient CGRA mapping framework via transformer and deep reinforcement learning. In Proc. the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), May 2024, pp.626\u2013633. DOI: https:\/\/doi.org\/10.1109\/IPDPSW63119.2024.00122."},{"key":"5611_CR63","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/HPCA57654.2024.00015","volume-title":"Proc. the 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"D Liu","year":"2024","unstructured":"Liu D, Xia Y, Shang J, Zhong J, Ouyang P, Yin S. E2EMap: End-to-end reinforcement learning for CGRA compilation via reverse mapping. In Proc. the 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA), Mar. 2024, pp.46\u201360. DOI: https:\/\/doi.org\/10.1109\/HPCA57654.2024.00015."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-026-5611-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11390-026-5611-4","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11390-026-5611-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:02:47Z","timestamp":1783526567000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11390-026-5611-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":63,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,3]]}},"alternative-id":["5611"],"URL":"https:\/\/doi.org\/10.1007\/s11390-026-5611-4","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]},"assertion":[{"value":"9 June 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 February 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 July 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Conflict of Interest\n                      Yi-Qing Zhou is an editorial board member for the Journal of Computer Science and Technology and was not involved in the editorial review of this article. The authors declare that there are no other competing interests.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics"}}]}}