{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T00:37:28Z","timestamp":1648946248096},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Ser. F-Inf. Sci."],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1007\/s11432-009-0028-6","type":"journal-article","created":{"date-parts":[[2009,8,7]],"date-time":"2009-08-07T11:31:00Z","timestamp":1249644660000},"page":"1466-1475","source":"Crossref","is-referenced-by-count":2,"title":["A single layer zero skew clock routing in X architecture"],"prefix":"10.1007","volume":"52","author":[{"given":"WeiXiang","family":"Shen","sequence":"first","affiliation":[]},{"given":"YiCi","family":"Cai","sequence":"additional","affiliation":[]},{"given":"XianLong","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Bing","family":"Lu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,8,8]]},"reference":[{"issue":"11","key":"28_CR1","first-page":"799","volume":"39","author":"H. C. Ting","year":"1992","unstructured":"Ting H C, Yu C H, Jan M H, et al. Zero skew routing with minimum wirelength. IEEE Trans Circuit-II, 1992, 39(11): 799\u2013814","journal-title":"IEEE Trans Circuit-II"},{"key":"28_CR2","doi-asserted-by":"crossref","unstructured":"Cong J, Cheng K K. Minimum-cost bounded-skew clock routing. In: IEEE Symposium on Circuits and Systems, Seattle, WA, USA. 1995. 215\u2013218","DOI":"10.1109\/ISCAS.1995.521489"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Tsao C W A, Koh C-K. UST\/DME: a clock tree routing for general skew constraints. In: IEEE\/ACM International Conference on Computer-Aided Design, San Jose, California, USA. 2000. 400\u2013405","DOI":"10.1109\/ICCAD.2000.896505"},{"issue":"5","key":"28_CR4","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1360\/04yf0232","volume":"48","author":"Y. C. Cai","year":"2005","unstructured":"Cai Y C, Xiong Y, Hong X L, et al. Reliable clock tree routing algorithm with process variation tolerance. Sci China Ser F-Inf Sci, 2005, 48(5): 670\u2013680","journal-title":"Sci China Ser F-Inf Sci"},{"issue":"2","key":"28_CR5","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/92.502193","volume":"4","author":"Q. Zhu","year":"1996","unstructured":"Zhu Q, Wayne Wei-Ming Dai. Planar clock routing for high performance chip and package co-design. IEEE Trans VLSI Syst, 1996, 4(2): 210\u2013226","journal-title":"IEEE Trans VLSI Syst"},{"issue":"1","key":"28_CR6","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/43.486268","volume":"15","author":"A. B. Kahng","year":"1996","unstructured":"Kahng A B, Tsao C W A. Planar-DME: a single-layer zeroskew clock tree router. IEEE Trans Comput Aided Des, 1996, 15(1): 8\u201319","journal-title":"IEEE Trans Comput Aided Des"},{"issue":"10","key":"28_CR7","doi-asserted-by":"crossref","first-page":"1220","DOI":"10.1109\/43.875342","volume":"19","author":"H. Kim","year":"2000","unstructured":"Kim H, Zhou D. Efficient implementation of a planar clock routing with the treatment of obstacles. IEEE Trans Comput Aided Des, 2000, 19(10): 1220\u20131225","journal-title":"IEEE Trans Comput Aided Des"},{"key":"28_CR8","doi-asserted-by":"crossref","unstructured":"Jackson M A B, Srinivasan A, Kuh E S. Clock routing for high performance ICs. In: Proc of ACM\/IEEE Design Automation Conf, Orlando, Florida, USA. 1990. 573\u2013579","DOI":"10.1145\/123186.123406"},{"key":"28_CR9","doi-asserted-by":"crossref","unstructured":"Zeng X, Zhou D, Li W. Buffer insertion for clock delay and skew minimization. In: Porc of ACM\/IEEE Symp on Physical Design, Monterey, California, USA. 1999. 36\u201341","DOI":"10.1145\/299996.300015"},{"key":"28_CR10","unstructured":"http:\/\/www.xinitiative.org"},{"issue":"3","key":"28_CR11","first-page":"225","volume":"24","author":"X. L. Hong","year":"2003","unstructured":"Hong X L, Zhu Q, Jing T, et al. Non-rectilinear on chip interconnect-an efficient routing solution with high performance (in Chinese). Chinese J Semicond, 2003, 24(3): 225\u2013233","journal-title":"Chinese J Semicond"},{"key":"28_CR12","doi-asserted-by":"crossref","unstructured":"Teig S. The X architecture: not your father\u2019s diagnoal wiring. In: Proc of SLIP, San Diego, California, USA. 2002. 33\u201337","DOI":"10.1145\/505348.505355"},{"key":"28_CR13","doi-asserted-by":"crossref","unstructured":"Ho T H, Chang C F, Chang Y W, et al. Multilevel full-chip routing for the X-based architecture. In: Proc of ACM\/IEEE Design Automation Conf, Anaheim, California, USA. 2005. 597\u2013602","DOI":"10.1145\/1065579.1065734"},{"key":"28_CR14","unstructured":"Shen W X, Cai Y C, Hu J, et al. High performance clock routing in X-architecture. In: Proc of IEEE Int Symp on Circuits and Systems, Kos Island, Greece. 2006. 2081\u20132084"},{"key":"28_CR15","doi-asserted-by":"crossref","unstructured":"Cheon Y, Ho P H, Kahng A B, et al. Power-aware placement. In: Proc of ACM\/IEEE Design Automation Conf, Anaheim, California, USA. 2005. 795\u2013800","DOI":"10.1145\/1065579.1065791"},{"key":"28_CR16","doi-asserted-by":"crossref","unstructured":"Edahiro M. A clustering-based optimization algorithm in zeroskew routings. In: Proc ACM\/IEEE Design Automation Conference, Dallas, Texas, USA. 1993. 612\u2013616.","DOI":"10.1145\/157485.165066"},{"key":"28_CR17","doi-asserted-by":"crossref","unstructured":"Mehta A, Chen Y P, Menezes N, et al. Clustering and load balancing for buffered clock tree synthesis. In: Proc IEEE International Conference on Computer Design, Austin, Texas, USA. 1997. 217\u2013223","DOI":"10.1109\/ICCD.1997.628871"},{"key":"28_CR18","doi-asserted-by":"crossref","unstructured":"Shelar R S. An efficient clustering algorithm for low power clock tree synthesis. In: Porc of ACM\/IEEE Symp on Physical Design, Austin, Texas, USA. 2007. 181\u2013188","DOI":"10.1145\/1231996.1232037"},{"key":"28_CR19","unstructured":"Ohtsuki T. Gridless routers-new wire routing algorithms based on computational geometry. In: Proc of Int Conf Circuits System, Beijing, China. 1985. 802\u2013809"},{"key":"28_CR20","volume-title":"Advances in CAD for VLSI","author":"T. Ohtsuki","year":"1996","unstructured":"Ohtsuki T. Layout design and verification, Advances in CAD for VLSI. Amsterdam: North-Holland, 1996, Vol. 4, ch. 9"},{"key":"28_CR21","doi-asserted-by":"crossref","unstructured":"Tsay R S. Exact zero skew. In: Proc IEEE Int Conf Computer Aided Design, Santa Clara, California, USA. 1991. 336\u2013339","DOI":"10.1109\/ICCAD.1991.185269"}],"container-title":["Science in China Series F: Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-009-0028-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-009-0028-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-009-0028-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T15:35:57Z","timestamp":1559403357000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-009-0028-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":21,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2009,8]]}},"alternative-id":["28"],"URL":"https:\/\/doi.org\/10.1007\/s11432-009-0028-6","relation":{},"ISSN":["1009-2757","1862-2836"],"issn-type":[{"value":"1009-2757","type":"print"},{"value":"1862-2836","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}