{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T10:27:47Z","timestamp":1649154467754},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Ser. F-Inf. Sci."],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1007\/s11432-009-0085-x","type":"journal-article","created":{"date-parts":[[2009,4,5]],"date-time":"2009-04-05T05:19:36Z","timestamp":1238908776000},"page":"547-558","source":"Crossref","is-referenced-by-count":0,"title":["Buffer planning for application-specific networks-on-chip design"],"prefix":"10.1007","volume":"52","author":[{"given":"ShouYi","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"LeiBo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShaoJun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,4,6]]},"reference":[{"issue":"1","key":"85_CR1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini L, Micheli G D. Networks on chips: A new SoC paradigm. IEEE Comput, 2002, 35(1): 70\u201378","journal-title":"IEEE Comput"},{"key":"85_CR2","first-page":"684","volume-title":"Proc. of Design Automation Conference\u201901","author":"W. J. Dally","year":"2001","unstructured":"Dally W J, Towles B. Route packets, not wires: On-chip interconnection networks. In: Proc. of Design Automation Conference\u201901. Las Vegas: IEEE Press, 2001. 684\u2013689"},{"key":"85_CR3","first-page":"294","volume-title":"Proc. of DATE Conference\u201903","author":"I. Saastamoinen","year":"2003","unstructured":"Saastamoinen I, Alho J. Buffer implementation for Proteo networks-on-chip. In: Proc. of DATE Conference\u201903. Munich: IEEE Press, 2003. 294\u2013302"},{"issue":"12","key":"85_CR4","doi-asserted-by":"crossref","first-page":"2919","DOI":"10.1109\/TCAD.2006.882474","volume":"25","author":"J. C. Hu","year":"2006","unstructured":"Hu J C, Ogras U, Marculescu R. System-level buffer allocation for application-specific networks-on-chip router design. IEEE Trans Comput-Aid Design Integrat Circ Syst, 2006, 25(12): 2919\u20132933","journal-title":"IEEE Trans Comput-Aid Design Integrat Circ Syst"},{"key":"85_CR5","first-page":"884","volume-title":"Proc. of DATE\u201904","author":"A. Jalabert","year":"2004","unstructured":"Jalabert A, Murali S, Benini L, et al. xPipesCompiler: A tool for instantiating application-specific NoCs. In: Proc. of DATE\u201904. Paris: IEEE Press, 2004. 884\u2013889"},{"issue":"7","key":"85_CR6","doi-asserted-by":"crossref","first-page":"711","DOI":"10.1109\/TVLSI.2004.830919","volume":"12","author":"J. Liang","year":"2004","unstructured":"Liang J, Laffely A, Swaminathan S, et al. An architecture and compiler for scalable on-chip communication. IEEE Trans VLSI, 2004, 12(7): 711\u2013726","journal-title":"IEEE Trans VLSI"},{"key":"85_CR7","first-page":"826","volume-title":"Proc. of DATE Conference\u201905","author":"S. Kallakuri","year":"2005","unstructured":"Kallakuri S, Doboli A, Feinberg E. Buffer insertion for bridges and optimal buffer sizing for communication sub-system of systems-on-chip. In: Proc. of DATE Conference\u201905. Munich: IEEE Press, 2005. 826\u2013827"},{"key":"85_CR8","unstructured":"AMBA System Architecture. Available at http:\/\/www.arm.-com\/products\/solutions\/AMBAHomePage.html"},{"key":"85_CR9","unstructured":"CoreConnect Bus Architecture. Available at http:\/\/www-01.ibm.com\/chips\/techlib\/techlib.nsf\/productfamilies\/Core-Connect_Bus Architecture"},{"key":"85_CR10","first-page":"37","volume-title":"Proc. of High Level Design, Validation and Test Workshop","author":"E. Cheung","year":"2007","unstructured":"Cheung E, Hsieh H, Balarin F. Automatic Buffer sizing for rate-constrained KPN applications on multiprocessor system-on-chip. In: Proc. of High Level Design, Validation and Test Workshop. Irvine: IEEE Press, 2007. 37\u201344"},{"key":"85_CR11","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45318-0","volume-title":"Network Calculus","author":"J. Y. Boudec","year":"2001","unstructured":"Boudec J Y, Thiran P. Network Calculus. New York: Springer-Verlag, 2001"},{"key":"85_CR12","first-page":"130","volume-title":"Proc. of CODES+ISSS\u201906","author":"M. Coenen","year":"2006","unstructured":"Coenen M, Murali S, Radulesu A, et al. A Buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. In: Proc. of CODES+ISSS\u201906. Seoul: IEEE Press, 2006. 130\u2013135"},{"key":"85_CR13","first-page":"845","volume-title":"Proc. of Design Automation Conference\u201906","author":"S. Murali","year":"2006","unstructured":"Murali S, Atienza D, Benini L, et al. A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip. In: Proc. of Design Automation Conference\u201906. San Francisco: IEEE Press, 2006. 845\u2013848"}],"container-title":["Science in China Series F: Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-009-0085-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-009-0085-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-009-0085-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T15:35:59Z","timestamp":1559403359000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-009-0085-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":13,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2009,4]]}},"alternative-id":["85"],"URL":"https:\/\/doi.org\/10.1007\/s11432-009-0085-x","relation":{},"ISSN":["1009-2757","1862-2836"],"issn-type":[{"value":"1009-2757","type":"print"},{"value":"1862-2836","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}