{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T20:18:17Z","timestamp":1773087497520,"version":"3.50.1"},"reference-count":185,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Ser. F-Inf. Sci."],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1007\/s11432-009-0167-9","type":"journal-article","created":{"date-parts":[[2009,9,12]],"date-time":"2009-09-12T07:11:46Z","timestamp":1252739506000},"page":"1491-1533","source":"Crossref","is-referenced-by-count":37,"title":["Challenges of 22 nm and beyond CMOS technology"],"prefix":"10.1007","volume":"52","author":[{"given":"Ru","family":"Huang","sequence":"first","affiliation":[]},{"given":"HanMing","family":"Wu","sequence":"additional","affiliation":[]},{"given":"JinFeng","family":"Kang","sequence":"additional","affiliation":[]},{"given":"DeYuan","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"XueLong","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Xia","family":"An","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Tian","sequence":"additional","affiliation":[]},{"given":"RunSheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"LiangLiang","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"YangYuan","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,9,13]]},"reference":[{"key":"167_CR1","doi-asserted-by":"crossref","unstructured":"Haran B S, Kumar A, Adam L, et al. 22 nm technology compatible fully functional 0.1 \u03bcm 26T-SRAM cell. In: IEDM Tech Dig, 2008. 625\u2013628","DOI":"10.1109\/IEDM.2008.4796769"},{"key":"167_CR2","unstructured":"The International Technology Roadmap for Semiconductors (ITRS) Roadmap. ITRS Roadmap 2007\/2008, http:\/\/public.itrs.net\/"},{"key":"167_CR3","first-page":"69240M01","volume":"6924","author":"S. Mimotogi","year":"2008","unstructured":"Mimotogi S, Satake M, Kitamura Y, et al. Pattering strategy and performance of 1.3 NA tool for 32 nm node lithography. In: Proc of SPIE, San Jose, 2008. 6924: 69240M01\u201369240M09","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR4","first-page":"69242X01","volume":"6924","author":"S. S. Lee","year":"2008","unstructured":"Lee S S, Wu C H, Huang Y F, et al. Manufacturing implementation of 32 nm SRAM using ArF immersion with RET. In: Proc of SPIE, San Jose, 2008. 6924: 69242X01\u201369242X10","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR5","first-page":"65200201","volume":"6520","author":"B. J. Lin","year":"2007","unstructured":"Lin B J. Marching of the microlithography horses: electron, ion, and photon: Past, present, and future. In: Proc of SPIE, San Jose, 2007. 6520: 65200201\u201365200218","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR6","first-page":"69211S01","volume":"6921","author":"L. Pain","year":"2008","unstructured":"Pain L, Icard B, Tedesco S, et al. MAGIC: a European program to push the insertion of maskless lithography. In: Proc of SPIE, San Jose, 2008. 6921: 69211S01\u201369211S12","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR7","first-page":"69210401","volume":"6921","author":"I. Yoneda","year":"2008","unstructured":"Yoneda I, Mikami S, Ota T, et al. Study of nonimprint applications toward 22 nm node CMOS devices. In: Proc of SPIE, San Jose, 2008. 6921: 69210401\u201369210408","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR8","first-page":"69210901","volume":"6921","author":"G. M. Schmid","year":"2008","unstructured":"Schmid G M, Khusnatdinov N, Brooks C B, et al. Minimizing linewidth roughness for 22 nm node patterning with step-and-flash imprint lithography. In: Proc of SPIE, San Jose, 2008. 6921: 69210901\u201369210911","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR9","first-page":"61561J01","volume":"6156","author":"W. Y. Jung","year":"2006","unstructured":"Jung W Y, Kim C D, Eom J D, et al. Patterning with amorphous carbon spacer for extending the resolution limit for current lithography tool. In: Proc of SPIE, San Jose, 2006. 6156: 61561J01\u201361561J09","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR10","first-page":"69221101","volume":"6922","author":"A. Berger","year":"2008","unstructured":"Berger A, Latinsky S, Maayan B Z, et al. Metrology characterization for self aligned double patterning. In: Proc of SPIE, San Jose, 2008. 6922: 69221101\u201369221107","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR11","first-page":"69240601","volume":"6924","author":"H. Mukai","year":"2008","unstructured":"Mukai H, Shiobara E, Takahashi S, et al. A study of CD budget in spacer patterning technology. In: Proc of SPIE, San Jose, 2008. 6924: 69240601\u201369240608","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR12","first-page":"61541001","volume":"6154","author":"C. M. Lim","year":"2006","unstructured":"Lim C M, Kim S M, Hwang Y S, et al. Positive and negative tone double patterning lithography for 50 nm flash memory. In: Proc of SPIE, San Jose, 2006. 6154: 61541001\u201361541008","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR13","first-page":"65200H01","volume":"6520","author":"S. M. Kim","year":"2007","unstructured":"Kim S M, Koo S Y, Choi J S, et al. Issues and challenges of double patterning lithography in DRAM. In: Proc of SPIE, San Jose, 2007. 6520: 65200H01\u201365200H07","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR14","first-page":"65200G01","volume":"6520","author":"M. Dusa","year":"2007","unstructured":"Dusa M, Quaedackers J, Larsen O F A, et al. Pitch doubling through dual patterning lithography challenges in integration and litho budgets. In: Proc of SPIE, San Jose, 2007. 6520: 65200G01\u201365200G10","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR15","first-page":"69240801","volume":"6924","author":"J. Finders","year":"2008","unstructured":"Finders J, Dusa M, Vleeming B, et al. Double patterning for 32 nm and below: an update. In: Proc of SPIE, San Jose, 2008. 6924:69240801\u201369240812","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR16","first-page":"65180201","volume":"6518","author":"W. H. Arnold","year":"2007","unstructured":"Arnold W H, Dusa M, Flinders J. Metrology challenges for double exposure and double patterning. In: Proc of SPIE, San Jose, 2007. 6518: 65180201\u201365180213","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR17","first-page":"65181M01","volume":"6518","author":"K. M. Monahan","year":"2007","unstructured":"Monahan K M, Widmann A. Enabling immersion lithography and double patterning. In: Proc of SPIE, San Jose, 2007. 6518: 65181M01\u201365181M08","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR18","first-page":"69240401","volume":"6924","author":"W. H. Arnold","year":"2008","unstructured":"Arnold W H. Towards 3 nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography. In: Proc of SPIE, San Jose, 2008. 6924: 69240401\u201369240409","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR19","first-page":"65202F01","volume":"6520","author":"A. Vanleenhove","year":"2007","unstructured":"Vanleenhove A, Steenwinckel D V. A litho-only approach to double patterning. In: Proc of SPIE, San Jose, 2007. 6520: 65202F01\u201365202F10","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR20","first-page":"69243M01","volume":"6924","author":"T. B. Chiou","year":"2008","unstructured":"Chiou T B, Socha R, Chen H, et al. Development of layout split algorithms and printability evaluation for double patterning technology. In: Proc of SPIE, San Jose, 2008. 6924: 69243M01\u201369243M10","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR21","first-page":"65202Q01","volume":"6520","author":"A. Poonawala","year":"2007","unstructured":"Poonawala A, Borodovsky Y, Milanfar P. ILT for double exposure lithography with conventional and novel materials. In: Proc of SPIE, San Jose, 2007. 6520: 65202Q01\u201365202Q14","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR22","first-page":"69232301","volume":"6923","author":"S. K. Kim","year":"2008","unstructured":"Kim S K. Double patterning study with inverse lithography. In: Proc of SPIE, San Jose, 2008. 6923: 69232301\u201369232306","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR23","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1117\/12.473427","volume":"4689","author":"X. L. Shi","year":"2002","unstructured":"Shi X L, Hsu S, Chen J F, et al. Understanding the forbidden pitch and assist feature placement. In: Proc of SPIE, Santa Clara, 2002. 4689: 985\u2013996","journal-title":"Proc of SPIE, Santa Clara"},{"issue":"1","key":"167_CR24","first-page":"13","volume":"1","author":"A. E. Rosenbluth","year":"2002","unstructured":"Rosenbluth A E, Bukofsky S, Fonseca C, et al. Optimum mask and source patterns to print a given shape. JM3 Lett, 2002, 1(1): 13\u201330","journal-title":"JM3 Lett"},{"key":"167_CR25","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1117\/12.617431","volume":"5853","author":"R. Socha","year":"2005","unstructured":"Socha R, Shi X L, LeHoty D. Simultaneous source mask optimization (SMO). In: Proc of SPIE, Yokohama, 2005. 5853: 180\u2013193","journal-title":"Proc of SPIE, Yokohama"},{"key":"167_CR26","first-page":"69250201","volume":"6925","author":"L. Liebmann","year":"2008","unstructured":"Liebmann L. DfM, the teenage years. In: Proc of SPIE, San Jose, 2008. 6925: 69250201\u201369250214","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR27","first-page":"69250301","volume":"6925","author":"C. Webb","year":"2008","unstructured":"Webb C. Intel design for manufacturing and evolution of design rules. In: Proc of SPIE, San Jose, 2008. 6925: 69250301\u201369250308","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR28","first-page":"69210T01","volume":"6921","author":"A. Endo","year":"2008","unstructured":"Endo A, Hoshino H, Suganuma T, et al. CO2 laser-produced Sn-plasma source for high-volume manufacturing EUV lithography. In: Proc of SPIE, San Jose, 2008. 6921: 69210T01\u201369210T07","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR29","first-page":"69210V01","volume":"6921","author":"M. Corthout","year":"2008","unstructured":"Corthout M, Apetz R, Brudermann J, et al. Sn DPP source-collector modules: Status of Alpha sources, Beta developments and the scalability to HVM. In: Proc of SPIE, San Jose, 2008. 6921: 69210V01\u201369210V12","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR30","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1117\/12.607233","volume":"5754","author":"G. M. Gallatin","year":"2005","unstructured":"Gallatin G M. Resist blur and line edge roughness. In: Proc of SPIE, San Jose, 2005. 5754: 38\u201352","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR31","first-page":"65191101","volume":"6519","author":"G. M. Gallatin","year":"2007","unstructured":"Gallatin G M, Naulleau P, Brainard R. Fundamental limits to EUV photoresist. In: Proc of SPIE, San Jose, 2007. 6519: 65191101\u201365191110","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR32","first-page":"65190W01","volume":"6519","author":"R. L. Bristol","year":"2007","unstructured":"Bristol R L. The tri-lateral challenge of resolution, photospeed, and LET: scaling below 50 nm. In: Proc of SPIE, San Jose, 2007. 6519: 65190W01\u201365190W11","journal-title":"Proc of SPIE, San Jose"},{"issue":"2","key":"167_CR33","doi-asserted-by":"crossref","first-page":"350","DOI":"10.1116\/1.590562","volume":"17","author":"X. L. Shi","year":"1999","unstructured":"Shi X L. Effect of Coulomb interaction and pKa on acid diffusion in chemically amplified resists. J Vac Sci Tech B, 1999, 17(2): 350\u2013354","journal-title":"J Vac Sci Tech B"},{"key":"167_CR34","first-page":"69231201","volume":"6923","author":"M. X. Wang","year":"2008","unstructured":"Wang M X, Lee C T, Henderson C L, et al. Synthesis and properties of new anionic photoacid generators bound polymer resists for e-beam and EUV lithography. In: Proc of SPIE, San Jose, 2008. 6923: 69231201\u201369231207","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR35","first-page":"69231L01","volume":"6923","author":"A. D. Silva","year":"2008","unstructured":"Silva A D, Nelson F, Jing S, et al. Molecular glass resists for next generation lithography. In: Proc of SPIE, San Jose, 2008. 6923: 69231L01\u201369231L14","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR36","first-page":"69230L01","volume":"6923","author":"M. Toriumi","year":"2008","unstructured":"Toriumi M, Kaneyama K, Kobayashi S, et al. Surface roughness of molecular resist for EUV lithography. In: Proc of SPIE, San Jose, 2008. 6923: 69230L01\u201369230L08","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR37","first-page":"69211801","volume":"6921","author":"Y. L. Sergiy","year":"2008","unstructured":"Sergiy Y L, Benoit N, Feigl T, et al. Mo\/Si multilayers with enhanced TO2 and RuO2 capping layers. In: Proc of SPIE, San Jose, 2008. 6921: 69211801\u201369211810","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR38","first-page":"69211601","volume":"6921","author":"Y. Nishiyama","year":"2008","unstructured":"Nishiyama Y, Anazawa T, Oizumi H, et al. Carbon contamination of EUV mask: film characterization, impact on lithographic performance, and cleaning. In: Proc of SPIE, San Jose, 2008. 6921: 69211601\u201369211610","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR39","first-page":"65172X01","volume":"6517","author":"S. Matsunari","year":"2007","unstructured":"Matsunari S, Aoki T, Murakami K, et al. Carbon deposition on multi-layer mirrors by extreme ultraviolet radiation. In: Proc of SPIE, San Jose, 2007. 6517: 65172X01\u201365172X08","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR40","first-page":"69211701","volume":"6921","author":"S. B. Hill","year":"2008","unstructured":"Hill S B, Faradzhev N S, Tarrio C, et al. Accelerated lifetime metrology of EUV multilayer mirrors in hydrocarbon environments. In: Proc of SPIE, San Jose, 2008. 6921: 69211701\u201369211711","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR41","doi-asserted-by":"crossref","first-page":"1147","DOI":"10.1117\/12.601136","volume":"5751","author":"H. Oizumi","year":"2005","unstructured":"Oizumi H, Yamanashi H, Nishiyama I, et al. Contamination removal from EUV multilayer using atomic hydrogen generated by heated catalyzer. In: Proc of SPIE, San Jose, 2005. 5751: 1147\u20131154","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR42","first-page":"65170F01","volume":"6517","author":"K. Motai","year":"2007","unstructured":"Motai K, Oizumi H, Miyagaki S, et al. Atomic hydrogen cleaning of Ru-capped EUV multilayer mirror. In: Proc of SPIE, San Jose, 2007. 6517: 65170F01\u201365170F08","journal-title":"Proc of SPIE, San Jose"},{"key":"167_CR43","doi-asserted-by":"crossref","unstructured":"Mistry K, Allen C, Auth C, et al. A 45 nm logic technology with high K+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging. In: IEDM Tech Dig, Washington, 2007. 247\u2013250","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"167_CR44","doi-asserted-by":"crossref","unstructured":"Chudzik M, Doris B, Mo R, et al. High-performance high K\/metal gates for 45 nm CMOS and beyond with gate-first processing, VLSI Symp Tech Dig, 2007, 194\u2013195","DOI":"10.1109\/VLSIT.2007.4339689"},{"key":"167_CR45","doi-asserted-by":"crossref","unstructured":"Kubicek S, Schram T, Paraschiv V, et al. Low Vt CMOS using doped Hf-based oxides, TaC-based metals and laser-only anneal. In: IEDM Tech Dig, Washington, 2007. 49\u201352","DOI":"10.1109\/IEDM.2007.4418860"},{"key":"167_CR46","doi-asserted-by":"crossref","unstructured":"Haran B S, Kumar A, Adam L, et al. 22 nm technology compatible fully functional 0.1 \u03bcm 26T-SRAM cell. In: IEDM Tech Dig, Washington, 2008. 625\u2013628","DOI":"10.1109\/IEDM.2008.4796769"},{"key":"167_CR47","doi-asserted-by":"crossref","unstructured":"Huang J, Kirsch P D, Heh D, et al. Device and reliability improvement of HfSiON+LaOx\/Metal gate stacks for 22 nm node app location. In: IEDM Tech Dig, San Francisco, 2008. 45\u201348","DOI":"10.1109\/IEDM.2008.4796609"},{"key":"167_CR48","doi-asserted-by":"crossref","unstructured":"Yu H Y, Chang S Z, Veloso A, et al. Low Vt Ni-FUSI CMOS technology using a DyO cap layer with either single or dual Ni-phases. In: VLSI Symp Tech Dig, 2007. 18\u201319","DOI":"10.1109\/VLSIT.2007.4339710"},{"key":"167_CR49","doi-asserted-by":"crossref","unstructured":"Kawasaki H, Khater M, Guillorn M, et al. Demonstration of highly scaled FinFET SRAM cells with High-\/Metal gate and investigation of characteristic variability for the 32 nm node and beyond. In: IEDM Tech Dig, San Francisco, 2008. 237\u2013240","DOI":"10.1109\/IEDM.2008.4796661"},{"key":"167_CR50","doi-asserted-by":"crossref","unstructured":"Toriumi A, Kita K, Tomida K, et al. Materials science-based device performance engineering for metal gate high K CMOS. In: IEDM Tech Dig, Washington, 2007. 53\u201356","DOI":"10.1109\/IEDM.2007.4418861"},{"issue":"11","key":"167_CR51","doi-asserted-by":"crossref","first-page":"G311","DOI":"10.1149\/1.2052051","volume":"8","author":"J. F. Kang","year":"2005","unstructured":"Kang J F, Yu H Y, Ren C, et al. Ultra-thin HfO2 (EOT<0.75 nm) gate stack with TaN\/HfN electrodes fabricated using a high-temperature process. Electrochem Solid-state Lett, 2005, 8(11): G311\u2013G313","journal-title":"Electrochem Solid-state Lett"},{"issue":"4","key":"167_CR52","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/LED.2005.845496","volume":"26","author":"J. F. Kang","year":"2005","unstructured":"Kang J F, Yu H Y, Ren C, et al. Improved electrical and reliability characteristics of HfN\/HfO2 gated nMOSFET with 0.95 nm EOT fabricated using a gate-first process. IEEE Electron Device Lett, 2005, 26(4): 237\u2013239","journal-title":"IEEE Electron Device Lett"},{"issue":"11","key":"167_CR53","doi-asserted-by":"crossref","first-page":"H927","DOI":"10.1149\/1.2775163","volume":"154","author":"J. F. Kang","year":"2007","unstructured":"Kang J F, Yu H Y, Ren C, et al. Scalability and reliability characteristics of CVD HfO2 gate dielectrics with HfN electrodes for advanced CMOS applications. J Electrochem Soc, 2007, 154(11): H927\u2013H932","journal-title":"J Electrochem Soc"},{"issue":"9","key":"167_CR54","doi-asserted-by":"crossref","first-page":"610","DOI":"10.1109\/LED.2005.853683","volume":"26","author":"N. Sa","year":"2005","unstructured":"Sa N, Kang J F, Yang H, et al. Mechanism of positivebias temperature instability in Sub-1 nm TaN\/HfN\/HfO2 gate stack with low preexisting traps. IEEE Electron Device Lett, 2005, 26(9): 610\u2013612","journal-title":"IEEE Electron Device Lett"},{"key":"167_CR55","doi-asserted-by":"crossref","unstructured":"Kang J F, Ren C, Yu H Y, et al. A novel dual-metal gate integration process for Sub-1nm EOT HfO2 CMOS devices. In: 2004 International Conference on Solid State Devices and Materials (SSDM 2004), Tokyo, 2004","DOI":"10.7567\/SSDM.2004.B-5-2"},{"key":"167_CR56","unstructured":"Ghani T, Armstrong M, Auth C, et al. A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors. In: IEDM Tech Dig, Washington, 2003. 978\u2013980"},{"key":"167_CR57","doi-asserted-by":"crossref","unstructured":"Yang H S, Malik R, Narasimha S, et al. Dual stress liner for high performance sub-45 nm gate length SOI CMOS manufacturing. In: IEDM Tech Dig, San Francisco, 2004. 1075\u20131077","DOI":"10.1109\/IEDM.2004.1419385"},{"key":"167_CR58","doi-asserted-by":"crossref","unstructured":"Chen C H, Lee T L, Hou T H, et al. Stressmemorization technique (SMT) by selectively strained nitride capping for sub-65 nm high-performance strained-si device application. In: VLSI Symp Tech Dig, Honolulu, 2004. 56\u201357","DOI":"10.1109\/VLSIT.2004.1345390"},{"key":"167_CR59","doi-asserted-by":"crossref","unstructured":"Liu Y, Gluschenkov O, Li J, et al. Strained Si channel MOSFETs with embedded Silicon Carbon formed by solid phase epitaxy. In: VLSI Symp Tech Dig, Kyoto, 2007. 44\u201345","DOI":"10.1109\/VLSIT.2007.4339720"},{"issue":"1","key":"167_CR60","doi-asserted-by":"crossref","first-page":"S177","DOI":"10.1088\/0268-1242\/22\/1\/S42","volume":"22","author":"Y.C. Yeo","year":"2007","unstructured":"Yeo YC. Enhancing CMOS transistor performance using lattice mismatched materials in source\/drain regions. Semicond Sci Technol, 2007, 22(1): S177\u2013S182","journal-title":"Semicond Sci Technol"},{"issue":"11","key":"167_CR61","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/LED.2007.908495","volume":"28","author":"T. Y. Liow","year":"2007","unstructured":"Liow T Y, Tan K M, Lee R T P, et al. N-channel (110)-sidewall strained FinFETs with Silicon-Carbon source and drain stressors and tensile capping layer. IEEE Electron Device Lett, 2007, 28(11): 1014\u20131017","journal-title":"IEEE Electron Device Lett"},{"issue":"9","key":"167_CR62","doi-asserted-by":"crossref","first-page":"2475","DOI":"10.1109\/TED.2008.928025","volume":"55","author":"T. Y. Liow","year":"2008","unstructured":"Liow T Y, Tan K M, Weeks D, et al. Strained n-channel FinFETs featuring in situ doped Silicon-Carb, on (Si1-yCy) source and drain stressors with high Carbon content. IEEE Trans Electron Devices, 2008, 55(9): 2475\u20132483","journal-title":"IEEE Trans Electron Devices"},{"key":"167_CR63","unstructured":"Yang B, Takalkar R, Ren Z, et al. High-performance nMOSFET with in-situ phosphorus-doped embedded Si:C (ISPD eSi:C) source-drain stressor. In: IEDM Tech Dig, San Francisco, 2008. 51\u201354"},{"issue":"5","key":"167_CR64","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/LED.2008.920275","volume":"29","author":"A. T. Y. Koh","year":"2008","unstructured":"Koh A T Y, Lee R T P, Liu F Y, et al. Pulsed laser annealing of Silicon-Carbon source\/drain in MuGFETs for enhanced dopant activation and high substitutional Carbon concentration. IEEE Electron Device Lett, 2008, 29(5): 464\u2013467","journal-title":"IEEE Electron Device Lett"},{"issue":"12","key":"167_CR65","doi-asserted-by":"crossref","first-page":"1315","DOI":"10.1109\/LED.2008.2005648","volume":"29","author":"S. M. Koh","year":"2008","unstructured":"Koh S M, Sekar K, Lee D, et al. N-Channel MOSFETs with embedded Silicon-Carbon source\/drain stressors formed using cluster-Carbon implant and excimer-laser-induced solid phase epitaxy. IEEE Electron Device Lett, 2008, 29(12): 1315\u20131318","journal-title":"IEEE Electron Device Lett"},{"issue":"7","key":"167_CR66","doi-asserted-by":"crossref","first-page":"1647","DOI":"10.1109\/TED.2006.876390","volume":"53","author":"G. Eneman","year":"2006","unstructured":"Eneman G, Verheyen P, Rooyackers R, et al. Scalability of the Si1-xGex source\/drain technology for the 45 nm technology node and beyond. IEEE Trans Electron Devices, 2006, 53(7): 1647\u20131656","journal-title":"IEEE Trans Electron Devices"},{"issue":"10","key":"167_CR67","doi-asserted-by":"crossref","first-page":"905","DOI":"10.1109\/LED.2007.905406","volume":"28","author":"K. M. Tan","year":"2007","unstructured":"Tan K M, Liow T Y, Lee R T P, et al. Strained p-channel FinFETs with extended-shaped Silicon-Germanium source and drain stressors. IEEE Electron Device Lett, 2007, 28(10): 905\u2013908","journal-title":"IEEE Electron Device Lett"},{"issue":"8","key":"167_CR68","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1109\/LED.2008.2001029","volume":"29","author":"F. Y. Liu","year":"2008","unstructured":"Liu F Y, Wong H S, Ang K W, et al. Laser annealing of amorphous Germanium on Silicon-Germanium source\/drain for strain and performance enhancement in pMOSFETs. IEEE Electron Device Lett, 2008, 29(8): 885\u2013888","journal-title":"IEEE Electron Device Lett"},{"key":"167_CR69","doi-asserted-by":"crossref","unstructured":"Donaton R A, Chidambarrao D, Johnson J, et al. Design and fabrication of MOSFETs with a reverse embedded SiGe (Rev. e-SiGe) structure. In: IEDM Tech Dig, San Francisco, 2006. 191\u2013194","DOI":"10.1109\/IEDM.2006.346813"},{"issue":"2","key":"167_CR70","doi-asserted-by":"crossref","first-page":"640","DOI":"10.1109\/TED.2007.913084","volume":"55","author":"J. G. Fiorenza","year":"2008","unstructured":"Fiorenza J G, Park J S, Lochtefeld A, et al. Detailed simulation study of a reverse embedded-SiGe strained-Silicon MOSFET. IEEE Trans Electron Devices, 2008, 55(2): 640\u2013648","journal-title":"IEEE Trans Electron Devices"},{"issue":"2","key":"167_CR71","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1109\/LED.2007.914103","volume":"29","author":"K. M. Tan","year":"2008","unstructured":"Tan K M, Zhu M, Fang W W, et al. A high-stress liner comprising diamond-like Carbon (DLC) for strained p-channel MOSFET. IEEE Electron Device Lett, 2008, 29(2): 192\u2013194","journal-title":"IEEE Electron Device Lett"},{"issue":"9","key":"167_CR72","doi-asserted-by":"crossref","first-page":"1643","DOI":"10.1016\/S0925-9635(02)00109-7","volume":"11","author":"D. Sheeja","year":"2002","unstructured":"Sheeja D, Tay B K, Leong K W, et al. Effect of film thickness on the stress and adhesion of diamond-like carbon coatings. Diamond Relat Mater, 2002, 11(9): 1643\u20131647","journal-title":"Diamond Relat Mater"},{"key":"167_CR73","doi-asserted-by":"crossref","unstructured":"Goto M, Tatsumura K, Kawanaka S, et al. Impact of Tantalum composition in TaC\/HfSiON gate stack on device performance of aggressively scaled CMOS devices with SMT and strained CESL. In: VLSI Symp Tech Dig, Honolulu, 2008. 132\u2013133","DOI":"10.1109\/VLSIT.2008.4588591"},{"key":"167_CR74","doi-asserted-by":"crossref","unstructured":"Irisawa T, Numata T, Toyoda E, et al. Physical understanding of strain effects on gate oxide reliability of MOSFETs. In: VLSI Symp Tech Dig, Kyoto, 2007. 36\u201337","DOI":"10.1109\/VLSIT.2007.4339717"},{"key":"167_CR75","doi-asserted-by":"crossref","unstructured":"Yang M, Ieong M, Shi L, et al. High performance CMOS fabricated on hybrid substrate with different crystal orientations. IEDM Tech Dig, Washington, 2003, 453\u2013456","DOI":"10.1109\/IEDM.2003.1269320"},{"issue":"1","key":"167_CR76","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TED.2007.911034","volume":"55","author":"S. Takagi","year":"2008","unstructured":"Takagi S, Irisawa T, Tezuka T, et al. Carrier-transport-enhanced channel CMOS for improved power consumption and performance. IEEE Trans Electron Devices, 2008, 55(1): 21\u201339","journal-title":"IEEE Trans Electron Devices"},{"issue":"9","key":"167_CR77","doi-asserted-by":"crossref","first-page":"2503","DOI":"10.1109\/TED.2007.902732","volume":"54","author":"G. Nicholas","year":"2007","unstructured":"Nicholas G, De Jaeger B, Brunco D P, et al. High-performance deep submicron Ge pMOSFETs with halo implants. IEEE Trans Electron Devices, 2007, 54(9): 2503\u20132511","journal-title":"IEEE Trans Electron Devices"},{"key":"167_CR78","doi-asserted-by":"crossref","unstructured":"Yamamoto T, Yamashita Y, Harada M, et al. High performance 60 nm gate length Germanium p-MOSFETs with Ni germanide metal source\/drain. In: IEDM Tech Dig, Washington, 2007. 1041\u20131043","DOI":"10.1109\/IEDM.2007.4419098"},{"key":"167_CR79","doi-asserted-by":"crossref","unstructured":"Mitard J, De Jaeger B, Leys F E, et al. Record Ion\/Ioff performance for 65 nm Ge PMOSFET and novel Si passivation scheme for improved EOT scalability. In: IEDM Tech Dig, San Francisco, 2008. 873\u2013876","DOI":"10.1109\/IEDM.2008.4796837"},{"key":"167_CR80","doi-asserted-by":"crossref","unstructured":"Batail E, Monfray S, Tabone C, et al. Localized ultra-thin GeOI: an innovative approach to Germanium channel MOSFETs on bulk Si substrates. In: IEDM Tech Dig, San Francisco, 2008. 397\u2013400","DOI":"10.1109\/IEDM.2008.4796704"},{"issue":"10","key":"167_CR81","first-page":"102","volume":"91","author":"Y. J. Yang","year":"2007","unstructured":"Yang Y J, Ho W S, Huang C F, et al. Electron mobility enhancement in strained-germanium n-channel metal-oxide-semiconductor field-effect transistors. Appl Phys Lett, 2007, 91(10): 102\u2013103","journal-title":"Appl Phys Lett"},{"key":"167_CR82","doi-asserted-by":"crossref","unstructured":"Goela N, Hehb D, Koveshnik S, et al. Addressing the gate stack challenge for high mobility InxGa1-xAs channels for NFETs. In: IEDM Tech Dig, San Francisco, 2008. 363\u2013366","DOI":"10.1109\/IEDM.2008.4796695"},{"key":"167_CR83","doi-asserted-by":"crossref","unstructured":"Xuan Y, Shen T, Xu A, et al. High-performance surface channel In-rich In0.75Ga0.25As MOSFETs with ALD high K as gate dielectric. In: IEDM Tech Dig, San Francisco, 2008. 371\u2013374","DOI":"10.1109\/IEDM.2008.4796697"},{"key":"167_CR84","doi-asserted-by":"crossref","unstructured":"Kitazawa M, Togawa M, Rosser D, et al. Sub-30-nm PMOSFET using gas cluster ion beam boron doping for 45 nm node CMOS and beyond. In: IWJT, Kyoto, 2007. 61\u201362","DOI":"10.1109\/IWJT.2007.4279947"},{"key":"167_CR85","doi-asserted-by":"crossref","unstructured":"Perel A S, Krull W, Hoglund D, et al. Decaborane ion implantation. In: Proc 13 th Int Conf on Ion Implantation Tech, Alpbach, 2000. 304\u2013307","DOI":"10.1109\/IIT.2000.924149"},{"key":"167_CR86","doi-asserted-by":"crossref","unstructured":"Uejima K, Yako K, Ikarashi N, et al. Pushing planar bulk CMOSFET scaling to its limit by ultimately shallow diffusionless junction. In: IEDM Tech Dig, Washington, 2007. 151\u2013154","DOI":"10.1109\/IEDM.2007.4418887"},{"issue":"5","key":"167_CR87","first-page":"658","volume":"81","author":"R. N. Grimes","year":"2004","unstructured":"Grimes R N. Boron clusters come of age. J Cheml Edu, 2004, 81(5): 658\u2013672","journal-title":"J Cheml Edu"},{"key":"167_CR88","doi-asserted-by":"crossref","unstructured":"Etienne H, Vervisch V, Torregrosa F, et al. Ultra shallow junctions fabrication by plasma immersion implantation on pulsion followed by different annealing processes. In: IWJT, Shanghai, 2008. 32\u201338","DOI":"10.1109\/IWJT.2008.4540012"},{"key":"167_CR89","doi-asserted-by":"crossref","unstructured":"Gelpey J, McCoy S, Kontos A, et al. Ultra-shallow junction formation using flash annealing and advanced doping techniques. In: IWJT, Shanghai, 2008. 82\u201386","DOI":"10.1109\/IWJT.2008.4540023"},{"key":"167_CR90","doi-asserted-by":"crossref","unstructured":"Shima A, Wang Y, Talwar S, et al. Ultra-shallow junction formation by non-melt laser spike annealing for 50 nm gate CMOS. In: VLSI Symp Tech Dig, Honolulu, 2004. 174\u2013175","DOI":"10.1109\/VLSIT.2004.1345463"},{"key":"167_CR91","doi-asserted-by":"crossref","unstructured":"Gelpey J C, McCoy S, Camm D, et al. An overview of ms annealing for deep sub-micron activation. Mat Sci Forum, 2008, 573","DOI":"10.4028\/www.scientific.net\/MSF.573-574.257"},{"key":"167_CR92","doi-asserted-by":"crossref","unstructured":"Shima A, Wang Y, Talwar S, et al. Ultra-shallow junction formation by non-melt laser spike annealing for 50 nm gate CMOS. In: VLSI Symp Tech Dig, Honolulu, 2004. 174\u2013175","DOI":"10.1109\/VLSIT.2004.1345463"},{"key":"167_CR93","unstructured":"Severi S, Augendre E, Thirupapuliyur S, et al. Optimization of sub-melt laser anneal: performance and reliability. In: IEDM Tech Dig, San Francisco, 2006. 610\u2013613"},{"key":"167_CR94","unstructured":"Yamamoto T, Kubo T, Sukegawa T, et al. Advanced junction profile engineering featuring laser spike annealing and coimplantation for sub-30-nm strained CMOS devices. In: VLSI Symp Tech Dig, Honolulu, 2006. 234\u2013235"},{"key":"167_CR95","doi-asserted-by":"crossref","unstructured":"Suguro K, Ito T, Matsuo K, et al. Overview of the prospects of ultra-rapid thermal process for advanced CMOSFETs. In: IWJT, Shanghai, 2004. 18\u201321","DOI":"10.1109\/IWJT.2004.1306748"},{"key":"167_CR96","doi-asserted-by":"crossref","unstructured":"Tseng H H, Kalra P, Jungwoo Oh, et al. The challenges and progress of USJ formation & process integration for 32 nm technology and beyond. In: IWJT, Shanghai, 2008. 3\u20136","DOI":"10.1109\/IWJT.2008.4540005"},{"key":"167_CR97","unstructured":"Onizawa T, Shinich K, Aoyama T, et al. A proposal of new concept milli-second annealing: flexibly-shaped-pulse flash lamp annealing (FSP-FLA) for fabrication of ultra shallow junction with improvement of metal gate high K CMOS performance. In: VLSI Symp Tech Dig, Honolulu, 2008. 110\u2013111"},{"key":"167_CR98","doi-asserted-by":"crossref","unstructured":"Sasaki Y, Okashita K, Nakamoto K, et al. Conformal doping for FinFETs and precise controllable shallow doping for planar FET manufacturing by a novel B2H6\/Helium self-regulatory plasma doping process. In: IEDM Tech Dig, San Francisco, 2008. 917\u2013920","DOI":"10.1109\/IEDM.2008.4796850"},{"issue":"5","key":"167_CR99","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/TED.2006.871842","volume":"53","author":"J. M. Larson","year":"2006","unstructured":"Larson J M, Snyder J P. Overview and status of metal S\/D Schottky-barrier MOSFET technology. IEEE Trans Electron Devices, 2006, 53(5): 1048\u20131058","journal-title":"IEEE Trans Electron Devices"},{"issue":"8","key":"167_CR100","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/LED.2004.831582","volume":"25","author":"S. Y. Zhu","year":"2004","unstructured":"Zhu S Y, Chen J D, Li M F. N-type Schottky barrier source\/drain MOSFET using Ytterbium silicide. IEEE Electron Device Lett, 2004, 25(8): 565\u2013567","journal-title":"IEEE Electron Device Lett"},{"issue":"6","key":"167_CR101","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/LED.2005.848074","volume":"26","author":"M. Jang","year":"2005","unstructured":"Jang M, Kim Y, Shin J, et al. Characterization of erbium silicided Schottky diode junction. IEEE Electron Device Lett, 2005, 26(6): 354\u2013356","journal-title":"IEEE Electron Device Lett"},{"key":"167_CR102","doi-asserted-by":"crossref","unstructured":"Ko C H, Chen H W, Wang T J, et al. NiSi Schottky barrier process-strained Si (SB-PSS) CMOS technology for high performance applications. In: VLSI Symp Tech Dig, Honolulu, 2006. 80\u201381","DOI":"10.1109\/VLSIT.2006.1705226"},{"issue":"7","key":"167_CR103","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/LED.2007.900295","volume":"28","author":"Z. Zhang","year":"2007","unstructured":"Zhang Z, Qiu Z J, Liu R, et al. Schottky-barrier height tuning by means of ion implantation into preformed silicide films followed by drive-in anneal. IEEE Electron Device Lett, 2007, 28(7): 565\u2013568","journal-title":"IEEE Electron Device Lett"},{"key":"167_CR104","doi-asserted-by":"crossref","unstructured":"Kinoshita T, Hasumi R, Hamaguchi M, et al. Ultra low voltage operations in bulk CMOS logic circuits with dopant segregated Schottky source\/drain transistors. In: IEDM Tech Dig, San Francisco, 2006. 71\u201374","DOI":"10.1109\/IEDM.2006.346961"},{"issue":"9","key":"167_CR105","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1109\/55.944335","volume":"22","author":"Y. K. Choi","year":"2001","unstructured":"Choi Y K, Ha D, King T J, et al. Nanoscale ultrathin body PMOSFETs with raised selective germanium source\/drain. IEEE Electron Dev Lett, 2001, 22(9): 447\u2013448","journal-title":"IEEE Electron Dev Lett"},{"key":"167_CR106","unstructured":"Uchida K, Koga J, Takagi S I, et al. Experimental study on carrier transport mechanisms in double- and single-gate iltrathin-body MOSFETs-coulomb scattering, volume inversion, and TSOI-induced scattering. In: IEDM Tech Dig, Washington 2003. 805\u2013808"},{"issue":"10","key":"167_CR107","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/LED.2002.803757","volume":"23","author":"Z. Ren","year":"2002","unstructured":"Ren Z, Hegde S, Doris B, et al. An experimental study on transport issues and electrostatics of ultrathin body SOI pMOSFETs. IEEE Electron Device Lett, 2002, 23(10): 609\u2013611","journal-title":"IEEE Electron Device Lett"},{"issue":"4","key":"167_CR108","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1109\/TED.2005.844737","volume":"52","author":"Y. Tian","year":"2005","unstructured":"Tian Y, Huang R, Zhang X, et al. A novel nanoscaled device concept: Quasi-SOI MOSFET to eliminate the potential weaknesses of UTB SOI MOSFET. IEEE Trans Electron Devices, 2005, 52(4): 561\u2013568","journal-title":"IEEE Trans Electron Devices"},{"issue":"7","key":"167_CR109","doi-asserted-by":"crossref","first-page":"1784","DOI":"10.1109\/TED.2007.899401","volume":"54","author":"Y. Tian","year":"2007","unstructured":"Tian Y, Xiao H, Huang R, et al. Quasi-SOI MOSFETA promising bulk device candidate for extremely scaled era. IEEE Trans Electron Devices, 2007, 54(7): 1784\u20131788","journal-title":"IEEE Trans Electron Devices"},{"key":"167_CR110","unstructured":"Lee J H, Taraschi G, Wei A, et al. Super self-aligned double-gate (SSDG) MOSFETs utilizing oxidation rate difference and selective epitaxy. In: IEDM Tech Dig, Wahington, 1999, 71\u201374"},{"issue":"11","key":"167_CR111","doi-asserted-by":"crossref","first-page":"2297","DOI":"10.1109\/TED.2003.818598","volume":"50","author":"S. D. Zhang","year":"2003","unstructured":"Zhang S D, Lin X N, Huang R, et al. A self-aligned, electrically separable double-gate MOS transistor technology for dynamic threshold voltage application. IEEE Trans Electron Devices, 2003, 50(11): 2297\u20132300","journal-title":"IEEE Trans Electron Devices"},{"key":"167_CR112","doi-asserted-by":"crossref","unstructured":"Masahara M, Matsukawa T, Ishii K, et al. 15nm-thick Si channel wall vertical double-gate MOSFET. In: IEDM Tech Dig, San Francisco, 2002. 949\u2013951","DOI":"10.1109\/IEDM.2002.1175994"},{"key":"167_CR113","doi-asserted-by":"crossref","first-page":"1783","DOI":"10.1109\/16.936708","volume":"48","author":"T. Schulz","year":"2001","unstructured":"Schulz T, Rosner W, Risch L, et al. Short-channel vertical sidewall MOSFETs. IEEE Trans Electron Devices, 2001, 48: 1783\u20131788","journal-title":"IEEE Trans Electron Devices"},{"key":"167_CR114","doi-asserted-by":"crossref","unstructured":"Hisamoto D, Lee W C, Kedzierski J, et al. A folded-channel MOSFET for deep-sub-tenth micron era. IEDM Tech Dig, San Francisco, 1998. 1032\u20131034","DOI":"10.1109\/IEDM.1998.746531"},{"key":"167_CR115","unstructured":"Huang X, Lee W C, Kuo C, et al. Sub-50 nm FinFET: PMOS. IEDM Tech Dig, Washington, 1999. 67\u201370"},{"key":"167_CR116","unstructured":"Yu B, Chang L, Ahmed S, et al. FinFET scaling to 10nm gate length. In: IEDM Tech Dig, San Francisco, 2002. 251\u2013254"},{"key":"167_CR117","unstructured":"Kaneko A, Yagishita A, Yahashi K, et al. Sidewall transfer process and selective gate sidewall spacer formation technology for sub-15nm FINFET with elevated source\/drain extension. In: 2005 IEEE International Electron Devices Meeting. In: IEDM Tech Dig, Washington, 2005. 844\u2013847"},{"key":"167_CR118","doi-asserted-by":"crossref","unstructured":"Yang F L, Lee D H, Chen H Y, et al. 5nm-Gate nanowire FinFET. In: VLSI Symp Tech Dig, Honolulu, 2004. 196\u2013197","DOI":"10.1109\/VLSIT.2004.1345476"},{"key":"167_CR119","unstructured":"Suk S D, Lee S Y, Kim S M, et al. High performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): fabrication on bulk Si wafer, characteristics, and reliability. In: IEDM Tech Dig, Washington, 2005. 735\u2013738"},{"issue":"5","key":"167_CR120","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1109\/LED.2006.873381","volume":"27","author":"N. Singh","year":"2006","unstructured":"Singh N, Agarwal A, Bera L K, et al. High-performance fully depleted silicon nanowire (diameter\u22645 nm) gate-all-around CMOS devices. IEEE Electron Device Lett, 2006, 27(5): 383\u2013386","journal-title":"IEEE Electron Device Lett"},{"key":"167_CR121","unstructured":"Suk S D, Yeoh Y Y, Li M, et al. TSNWFET for SRAM cell application: performance variation and process dependency. In: VLSI Symp Tech Dig, Honolulu, 2008. 38\u201339"},{"key":"167_CR122","unstructured":"Guillorn M, Chang J, Bryant A, et al. FinFET performance advantage at 22 nm: an AC perspective. In: VLSI Symp Tech Dig, Honolulu, 2008. 12\u201313"},{"issue":"1","key":"167_CR123","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/LED.2007.910779","volume":"29","author":"T. Y. Liow","year":"2008","unstructured":"Liow T Y, Tan K M, Lee R T P, et al. Spacer removal technique for boosting strain in n-Channel FinFETs with Silicon-Carbon source and drain stressors. IEEE Electron Device Lett, 2008, 29(1): 80\u201382","journal-title":"IEEE Electron Device Lett"},{"key":"167_CR124","doi-asserted-by":"crossref","unstructured":"Ko C H, Kuan T M, Zhang K, et al. A novel CVD-SiBCN low K spacer technology for high-speed applications. In: VLSI Symp Tech Dig, Honolulu, 2008. 108\u2013109","DOI":"10.1109\/VLSIT.2008.4588581"},{"key":"167_CR125","doi-asserted-by":"crossref","unstructured":"Kawasaki H, Khater M, Guillorn M, et al. Demonstration of highly scaled FinFET SRAM cells with high K\/Metal gate and investigation of characteristic variability for the 32 nm node and beyond. In: IEDM Tech Dig, San Francisco, 2008. 237\u2013240","DOI":"10.1109\/IEDM.2008.4796661"},{"key":"167_CR126","doi-asserted-by":"crossref","unstructured":"Kang C Y, Choi R, Song S C, et al. A novel electrode-induced strain engineering for high performance SOI FinFET utilizing Si channel for both N and PMOSFETs. In: IEDM Tech Dig, San Francisco, 2006. 885\u2013888","DOI":"10.1109\/IEDM.2006.346924"},{"key":"167_CR127","doi-asserted-by":"crossref","unstructured":"Shang H, Chang L, Wang X, et al. Investigation of FinFET devices for 32 nm technologies and beyond. In: VLSI Symp Tech Dig, Honolulu, 2006. 54\u201355","DOI":"10.1109\/VLSIT.2006.1705213"},{"key":"167_CR128","doi-asserted-by":"crossref","unstructured":"Lee R T P, Koh A T Y, Fang W W, et al. Novel and cost-efficient single metallic silicide integration solution with dual Schottky-barrier achieved by aluminum inter-diffusion for FinFET CMOS technology with enhanced performance. In: VLSI Symp Tech Dig, Honolulu, 2008. 28\u201329","DOI":"10.1109\/VLSIT.2008.4588551"},{"key":"167_CR129","doi-asserted-by":"crossref","unstructured":"Koo J M, Yoon T E, Lee T, et al. Vertical structure NAND flash array integration with paired finfet multi-bit scheme for high-density NAND flash memory application. VLSI Symp Tech Dig, Honolulu, 2008. 120\u2013121","DOI":"10.1109\/VLSIT.2008.4588586"},{"key":"167_CR130","doi-asserted-by":"crossref","unstructured":"Choi S J, Han J W, Kim S, et al. High speed flash memory and 1T-DRAM on dopant segregated Schottky barrier(DSSB) FinFET SONOS device for multi-functional SoC applications. In: IEDM Tech Dig, San Francisco, 2008. 223\u2013226","DOI":"10.1109\/IEDM.2008.4796657"},{"key":"167_CR131","doi-asserted-by":"crossref","unstructured":"Lombardo S, Gerardi C, Breuil L, et al. Advantages of the FinFET architecture in SONOS and Nanocrystal memory devices. In: IEDM Tech Dig, Washington, 2007. 921\u2013924","DOI":"10.1109\/IEDM.2007.4419102"},{"key":"167_CR132","doi-asserted-by":"crossref","unstructured":"M\u00e9relle T, Curatola G, Nackaerts A, et al. First observation of FinFET specific mismatch behavior and optimization guidelines for SRAM scaling. IEDM Tech Dig, San Francisco, 2008. 241\u2013244","DOI":"10.1109\/IEDM.2008.4796662"},{"key":"167_CR133","doi-asserted-by":"crossref","unstructured":"Saitoh M, Kaneko A, Okano K, et al. Three-dimensional stress engineering in FinFETs for mobility\/on-current enhancement and gate current reduction. In: VLSI Symp Tech Dig, Honolulu, 2008. 18\u201319","DOI":"10.1109\/VLSIT.2008.4588547"},{"issue":"11","key":"167_CR134","doi-asserted-by":"crossref","first-page":"3246","DOI":"10.1109\/TED.2008.2004646","volume":"55","author":"X. Y. Xu","year":"2008","unstructured":"Xu X Y, Wang R S, Huang R, et al. High-performance BOI FinFETs based on bulk Silicon substrate. IEEE Trans Electron Devices, 2008, 55(11): 3246\u20133250","journal-title":"IEEE Trans Electron Devices"},{"key":"167_CR135","first-page":"869","volume":"8","author":"Y. Jiang","year":"2008","unstructured":"Jiang Y, Liow T Y, Singh N, et al. Nanowire FETs for low power CMOS applications featuring novel gate-all-around single metal FUSI gates with dual \u03a6m and VT tune-ability. IEDM Tech Dig, San Francisco, 2008. 8869\u2013872","journal-title":"IEDM Tech Dig, San Francisco"},{"key":"167_CR136","doi-asserted-by":"crossref","unstructured":"Hashemi P, Gomez L, Canonico M, et al. Electron transport in gate-all-around uniaxial tensile strained-Si nanowire n-MOSFETs. IEDM Tech Dig, San Francisco, 2008. 865\u2013868","DOI":"10.1109\/IEDM.2008.4796835"},{"key":"167_CR137","doi-asserted-by":"crossref","unstructured":"Li M, Yeo K H, Yeoh Y Y, et al. Experimental investigation on superior PMOS performance of uniaxial strained \u2329110\u232a Silicon nanowire channel by embedded SiGe source\/drain. IEDM Tech Dig, Washington, 2007. 899\u2013902","DOI":"10.1109\/IEDM.2007.4419095"},{"key":"167_CR138","doi-asserted-by":"crossref","unstructured":"Liow T Y, Tan K M, Lee R T P, et al. 5 nm gate length nanowire-FETs and planar UTB-FETs with pure Germanium source\/drain stressors and laser-free melt-enhanced dopant (MeltED) diffusion and activation technique. In: VLSI Symp Tech Dig, Honolulu, 2008. 36\u201337","DOI":"10.1109\/VLSIT.2008.4588554"},{"key":"167_CR139","doi-asserted-by":"crossref","unstructured":"Yeo K H, Cho K H, Li M, et al. Gate-all-around single Silicon nanowire MOSFET with 7 nm width for SONOS NAND flash memory. In: VLSI Symp Tech Dig, Honolulu, 2008. 138\u2013139","DOI":"10.1109\/VLSIT.2008.4588593"},{"key":"167_CR140","doi-asserted-by":"crossref","unstructured":"Endo K, O\u2019uchi S, Ishikawa Y, et al. Enhancing SRAM cell performance by using independent double-gate FinFET. In: IEDM Tech Dig, San Francisco, 2008. 857\u2013860","DOI":"10.1109\/IEDM.2008.4796833"},{"key":"167_CR141","doi-asserted-by":"crossref","unstructured":"Fu J, Buddharaju K D, Teo S H G, et al. Trap layer engineered gate-all-around vertically stacked twin Si-nanowire nonvolatile memory. In: IEDM Tech Dig, Washington, 2007. 79\u201382","DOI":"10.1109\/IEDM.2007.4418868"},{"key":"167_CR142","unstructured":"Dupr\u00e9 C, Hubert A, B\u00e9cu S, et al. 15 nm-diameter 3D stacked nanowires with independent gates operation: \u03a6FET. In: IEDM Tech Dig, San Francisco, 2008. 749\u2013752"},{"key":"167_CR143","unstructured":"Tian Y, Huang R, Wang Y Q, et al. New self-aligned Silicon nanowire transistors on bulk substrate fabricated by Epifree compatible CMOS technology: process integration, experimental characterization of carrier transport and low frequency noise. In: IEDM Tech Dig, Washington, 2007. 895\u2013898"},{"key":"167_CR144","doi-asserted-by":"crossref","unstructured":"Jeong Y J, Chen J Z, Saraya T, et al. Uniaxial strain effects on Silicon nanowire pMOSFET and single-hole transistor at room temperature. In: IEDM Tech Dig, San Francisco, 2008. 761\u2013764","DOI":"10.1109\/IEDM.2008.4796808"},{"key":"167_CR145","doi-asserted-by":"crossref","unstructured":"Chen J Z, Saraya T, Miyaji K, et al. Experimental study of mobility in [110]- and [100]-directed multiple Silicon nanowire GAA MOSFETs on (100) SOI. In: VLSI Symp Tech Dig, Honolulu, 2008. 32\u201333","DOI":"10.1109\/VLSIT.2008.4588552"},{"key":"167_CR146","doi-asserted-by":"crossref","unstructured":"Wang R S, Zhuge J, Liu C Z, et al. Experimental study on quasi-ballistic transport in Silicon nanowire transistors and the impact of self-heating effects. IEDM Tech Dig, San Francisco, 2008. 753\u2013756","DOI":"10.1109\/IEDM.2008.4796806"},{"issue":"11","key":"167_CR147","doi-asserted-by":"crossref","first-page":"2960","DOI":"10.1109\/TED.2008.2005152","volume":"55","author":"R. S. Wang","year":"2008","unstructured":"Wang R S, Liu H W, Huang R, et al. Experimental investigations on carrier transport in Si nanowire transistors: ballistic efficiency and apparent mobility. IEEE Trans Electron Devices, 2008, 55(11): 2960\u20132967","journal-title":"IEEE Trans Electron Devices"},{"key":"167_CR148","doi-asserted-by":"crossref","unstructured":"Wang J, Polizzi E, Lundstrom M. A computational study of ballistic silicon nanowire transistors. In: IEDM Tech Dig, Washington, 2003. 695\u2013698","DOI":"10.1109\/IEDM.2003.1269375"},{"key":"167_CR149","volume-title":"Nanoscale Transistors: Device Physics, Modeling and Simulation","author":"M. S. Lundstrom","year":"2006","unstructured":"Lundstrom M S, Guo J. Nanoscale Transistors: Device Physics, Modeling and Simulation. New York: Springer-Verlag, 2006"},{"key":"167_CR150","unstructured":"Chen M J, Huang H T, Huang K C, et al. Temperature dependent channel backscattering coefficients in nanoscale MOSFETs. In: IEDM Tech Dig, San Francisco, 2002. 39\u201342"},{"key":"167_CR151","unstructured":"Taur Y, Wann C H, Frank D J. 25 nm CMOS design considerations. In: IEDM Tech Dig, San Francisco,1998. 789\u2013792"},{"key":"167_CR152","unstructured":"Lin H N, Chen H W, Ko C H, et al. The impact of uniaxial strain engineering on channel backscattering in nanoscale MOSFETs. In: Symposium on VLSI Technology, Kyoto, 2005. 174\u2013175"},{"key":"167_CR153","doi-asserted-by":"crossref","unstructured":"Liow T Y, Tan K M, Chin H C, et al. Carrier transport characteristics of sub-30 nm strained n-channel FinFETs featuring silicon-carbon source\/drain regions and methods for further performance enhancement. In: IEDM Tech Dig, San Francisco, 2006. 199\u2013202","DOI":"10.1109\/IEDM.2006.346815"},{"issue":"4","key":"167_CR154","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1016\/j.sse.2007.02.016","volume":"51","author":"V. Barral","year":"2007","unstructured":"Barral V, Poiroux T, Vinet M, et al. Experimental determination of the channel backscattering coefficient on 10\u201370 nm-metal-gate, Double-Gate transistors. Solid State Electrons, 2007, 51(4): 537\u2013542","journal-title":"Solid State Electrons"},{"key":"167_CR155","doi-asserted-by":"crossref","unstructured":"Cros A, Romanjek K, Fleury D, et al. Unexpected mobility degradation for very short devices: A new challenge for CMOS scaling. In: IEDM Tech Dig, San Francisco, 2006. 399\u2013402","DOI":"10.1109\/IEDM.2006.346872"},{"issue":"9","key":"167_CR156","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1109\/LED.2002.802679","volume":"23","author":"M. S. Shur","year":"2002","unstructured":"Shur M S. Low ballistic mobility in submicron HEMTs. IEEE Electron Device Lett, 2002, 23(9): 511\u2013513","journal-title":"IEEE Electron Device Lett"},{"key":"167_CR157","doi-asserted-by":"crossref","unstructured":"Wang R S, Huang R, Kim D W, et al. New observations on the hot carrier and NBTI reliability of Silicon nanowire transistors. IEDM Tech Dig, Washington, 2007. 821\u2013824","DOI":"10.1109\/IEDM.2007.4419074"},{"key":"167_CR158","unstructured":"Zhang L L, Wang R S, Zhuge J, et al. Impacts of non-negligible electron trapping\/detrapping on the NBTI characteristics in Silicon nanowire transistors with TiN metal gates. In: IEDM Tech Dig, San Francisco, 2008. 123\u2013126"},{"key":"167_CR159","doi-asserted-by":"crossref","unstructured":"Deltoro G, Sharif N. Copper interconnect: migration or bust. IEEE\/CPMT International Electronics Manufacturing Technology Symposium, Austin, 1999. 185\u2013188","DOI":"10.1109\/IEMT.1999.804816"},{"issue":"11","key":"167_CR160","first-page":"1121","volume":"23","author":"Y. Y. Wang","year":"2002","unstructured":"Wang Y Y, Kang J F, Developmet of ULSI interconnect integration technology-copper interconnect with low K Dielectrics. Chin J Semicond, 2002, 23(11): 1121\u20131134","journal-title":"Chin J Semicond"},{"key":"167_CR161","doi-asserted-by":"crossref","unstructured":"Chikaki1 S, Kinoshita1 K, Nakayama T, et al. 32 nm node ultra-low-k (k=2.1)\/Cu damascene multilevel interconnect using high-porosity (50%) high-modulus (9 GPa) self-assembled porous Silica. IEDM, Washington, 2007. 969\u2013972","DOI":"10.1109\/IEDM.2007.4419115"},{"key":"167_CR162","doi-asserted-by":"crossref","unstructured":"Tomioka K, Nakahira J, Kondo S, et al. Plasma cure process for porous SiOCH films using CF4 gas. SSDM, Tsukuba, 2007. 266\u2013267","DOI":"10.7567\/SSDM.2007.C-3-4"},{"key":"167_CR163","unstructured":"Nakai S, Kojima M, Misawa N, et al. A 65 nm CMOS technology with a high-performance and low-leakage transistor, a 0.55 \u03bcm(2) 6T-SRAM cell and robust hybrid-ULK\/Cu interconnects for mobile multimedia applications. In: IEDM, Washington, 2003. 285\u2013288"},{"key":"167_CR164","doi-asserted-by":"crossref","unstructured":"Sugiura I, Nakata Y, Misawa N, et al. 45 nm-node BEOL integration featuring porous-ultra-low-k\/Cu multilevel interconnects. In: IITC, Burlingame, 2005. 15\u201317","DOI":"10.1109\/IITC.2005.1499906"},{"key":"167_CR165","unstructured":"Ponoth S, Horak D, Nitta S, et al. Self-Assembly based air-gap integration. http:\/\/www.electrochem.org\/meetings\/scheduler\/abstracts\/214\/2074.pdf"},{"key":"167_CR166","doi-asserted-by":"crossref","unstructured":"Nakamura N, Matsunaga N, Kaminatsui T, et al. Cost-effective air-gap interconnects by all-in-one post-removing process. In: IITC, Burlingame, 2008. 193\u2013195","DOI":"10.1109\/IITC.2008.4546964"},{"issue":"9\u201310","key":"167_CR167","doi-asserted-by":"crossref","first-page":"2177","DOI":"10.1016\/j.mee.2007.04.119","volume":"84","author":"R. Daamen","year":"2007","unstructured":"Daamen R, Banckena P H L, Nguyen V H, et al. The evolution of multi-level air gap integration towards 32 nm node interconnects. Microelectron Eng, 2007, 84(9\u201310): 2177\u20132183","journal-title":"Microelectron Eng"},{"key":"167_CR168","doi-asserted-by":"crossref","unstructured":"Harada T, Ueki A, Tomita K, et al. Extremely low keff (\u223c1.9) Cu interconnects with air gap formed using SiOC. In: IITC, Burlingame, 2007. 141\u2013143","DOI":"10.1109\/IITC.2007.382364"},{"key":"167_CR169","doi-asserted-by":"crossref","unstructured":"Kitada H, Suzuki T, Kimura T, et al. Height dependent resistivity of copper interconnects in the size effect. Symposium on Materials, Processes, Integration and Reliability in Advanced Interconnects for Micro- and Nanoelectronics, San Francisco, 2007. 115\u2013120","DOI":"10.1557\/PROC-0990-B09-08"},{"issue":"2","key":"167_CR170","doi-asserted-by":"crossref","first-page":"023706","DOI":"10.1063\/1.1834982","volume":"97","author":"W. Steinh\u00f6gl","year":"2005","unstructured":"Steinh\u00f6gl W, Schindler G, Steinlesberger G, et al. Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller. J Appl Phys, 2005, 97(2): 023706","journal-title":"J Appl Phys"},{"key":"167_CR171","unstructured":"Sakai H Shimizu N, Ohtsuka N, et al. Novel PVD process of barrier metal for Cu interconnects extendable to 45 nm node and beyond. In: Advanced Metallization Conference, San Diego, 2006. 185\u2013190"},{"key":"167_CR172","doi-asserted-by":"crossref","unstructured":"Yokogawa S, Kikuta K, Tsuchiya H, et al. A novel resistivity measurement technique for scaled-down Cu interconnects implemented to reliability-focused automobile applications. In: IEDM, San Francisco, 2006. 772\u2013775","DOI":"10.1109\/IEDM.2006.346965"},{"key":"167_CR173","doi-asserted-by":"crossref","unstructured":"Namba K, Hosoi N, Tarumi N, et al. Plasma-enhanced ALD Ru thin films on PVD-TaN films with smooth morphology at low temperature using DER Ru precursor. In: SSDM, Tsukuba, 2007. 62\u201363","DOI":"10.7567\/SSDM.2007.C-1-5"},{"key":"167_CR174","doi-asserted-by":"crossref","unstructured":"Kudo H, Haneda M, Ochimizu H, et al. Copper wiring encapsulation with ultra-thin barriers to enhance wiring and dielectric reliabilities for 32 nm nodes and beyond. In: IEDM, Washington, 2007. 513\u2013516","DOI":"10.1109\/IEDM.2007.4418987"},{"key":"167_CR175","doi-asserted-by":"crossref","unstructured":"Kondo S, Fukaya K, Ohashi N, et al. Direct CMP on porous low K film for damage-less Cu integration. In: IITC, Burlingame, 2006. 164\u2013166","DOI":"10.1109\/IITC.2006.1648677"},{"issue":"11","key":"167_CR176","doi-asserted-by":"crossref","first-page":"2615","DOI":"10.1016\/j.mee.2007.05.036","volume":"84","author":"S. Kondo","year":"2007","unstructured":"Kondo S, Fukaya K, Yamada K, et al. Damageless Cu chemical mechanical polishing for porous SiOC\/Cu interconnects. Microelectron Eng, 2007, 84(11): 2615\u20132619","journal-title":"Microelectron Eng"},{"key":"167_CR177","doi-asserted-by":"crossref","unstructured":"Ueki M, Tagami M, Ito F, et al. High Performance Cu interconnects with damage-less full molecular-pore-stack (MPS) SiOCH for 32 nm-node LSIs and beyond. In: IEDM, San Francisco, 2008. 619\u2013622","DOI":"10.1109\/IEDM.2008.4796767"},{"key":"167_CR178","doi-asserted-by":"crossref","unstructured":"Gambino J, Sullivan T D, Chen F, et al. Reliability of Cu interconnects with Ta implant. In: IITC, Burlingame, 2007. 22\u201324","DOI":"10.1109\/IITC.2007.382340"},{"key":"167_CR179","doi-asserted-by":"crossref","unstructured":"Yeh M S, Chang H I, Shih C H, et al. Effect of Cu line capping process on stress migration reliability. In: IITC, Burlingame, 2006. 113\u2013115","DOI":"10.1109\/IITC.2006.1648661"},{"key":"167_CR180","doi-asserted-by":"crossref","unstructured":"Chattopadhyay K, Schravendijk B V, Mountsier T W, et al. In-situ formation of a Copper Silicide cap for TDDB and electromigration improvement. In: IRPS, San Jose, 2006. 128\u2013130","DOI":"10.1109\/RELPHY.2006.251203"},{"key":"167_CR181","unstructured":"Wu H J, O\u2019loughlin J, Shaviv R, et al. Self-aligned barrier improves interconnect reliability. Semiconductor International. http:\/\/www.semiconductor.net\/article\/CA6553126.html 2008"},{"key":"167_CR182","doi-asserted-by":"crossref","unstructured":"Shao I, Cotte J M, Haran B, et al. An alternative low resistance MOL technology with electroplated rhodium as contact plugs for 32 nm CMOS and beyond. In: IITC, Burlingame CA, 2007. 102\u2013104","DOI":"10.1109\/IITC.2007.382360"},{"key":"167_CR183","doi-asserted-by":"crossref","unstructured":"Fukushima T, Kikuchi H, Yamada Y, et al. New three-dimensional integration technology based on reconfigured wafer-on-wafer bonding technique. In: IEDM Washington, 2007. 985\u2013988","DOI":"10.1109\/IEDM.2007.4419119"},{"key":"167_CR184","doi-asserted-by":"crossref","unstructured":"Chai Y, Chan P C H. High electromigration-resistant Copper\/Carbon nanotube composite for interconnect application. In: IEDM, San Francisco, 2008. 607\u2013610","DOI":"10.1109\/IEDM.2008.4796764"},{"key":"167_CR185","doi-asserted-by":"crossref","unstructured":"Close G F, Wong H S P. Fabrication and characterization of Carbon nanotube interconnects. In: IEDM, Washington, 2007. 203\u2013206","DOI":"10.1109\/IEDM.2007.4418902"}],"container-title":["Science in China Series F: Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-009-0167-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-009-0167-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-009-0167-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T03:30:44Z","timestamp":1739331044000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-009-0167-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":185,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2009,9]]}},"alternative-id":["167"],"URL":"https:\/\/doi.org\/10.1007\/s11432-009-0167-9","relation":{},"ISSN":["1009-2757","1862-2836"],"issn-type":[{"value":"1009-2757","type":"print"},{"value":"1862-2836","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}