{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,18]],"date-time":"2026-09-18T17:37:53Z","timestamp":1789753073043,"version":"4.0.1"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1007\/s11432-011-4219-6","type":"journal-article","created":{"date-parts":[[2011,5,4]],"date-time":"2011-05-04T05:44:07Z","timestamp":1304487847000},"page":"936-945","source":"Crossref","is-referenced-by-count":16,"title":["Variability in nanoscale CMOS technology"],"prefix":"10.1007","volume":"54","author":[{"given":"Kelin","family":"Kuhn","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2011,5,5]]},"reference":[{"key":"4219_CR1","doi-asserted-by":"crossref","unstructured":"Kuhn K. CMOS transistor scaling past 32 nm. In: Advanced Semiconductor Manufacturing Conference, ASMC, 2010","DOI":"10.1109\/ASMC.2010.5551461"},{"key":"4219_CR2","doi-asserted-by":"crossref","unstructured":"Wang Y, Bhattacharya U, Hamzaoglu F, et al. A 4.0 GHz 291 Mb voltage-scalable SRAM design in 32 nm high-\u03ba metal-gate CMOS with integrated power management. In: IEEE International Solid-State Circuits Conference, 2009. ISSCC, 2009","DOI":"10.1109\/ISSCC.2009.4977505"},{"key":"4219_CR3","first-page":"93","volume":"12","author":"K. Kuhn","year":"2008","unstructured":"Kuhn K, Kenyon C, Kornfeld A, et al. Managing process variation in intel\u2019s 45 nm CMOS technology. Intel Tech J, 2008, 12: 93\u2013110","journal-title":"Intel Tech J"},{"key":"4219_CR4","unstructured":"Capodieci L. From optical proximity correction to lithography-driven physical design (1996\u20132006): 10 years of resolution enhancement technology and the roadmap enablers for the next decade. In: Proceedings SPIE, Volume 6154, 615401"},{"key":"4219_CR5","doi-asserted-by":"crossref","first-page":"1254","DOI":"10.1109\/TED.2003.813457","volume":"50","author":"A. Asenov","year":"2003","unstructured":"Asenov A, Kaya S, Brown A R. Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness. IEEE Trans Electr Dev, 2003, 50: 1254\u20131260","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR6","doi-asserted-by":"crossref","unstructured":"Nag S, Chatterjee A, Taylor K, et al. Comparative evaluation of gap-fill dielectrics in shallow trench isolation for sub-0.25 \u03bcm technologies. In: IEEE International Electron Devices Meeting, IEDM Technical Digest, 1996. 841\u2013845","DOI":"10.1109\/IEDM.1996.554111"},{"key":"4219_CR7","unstructured":"Steigerwald J. Chemical mechanical polish: The enabling technology. In: IEEE International Electron Devices Meeting, IEDM Technical Digest, 2008. 37\u201340"},{"key":"4219_CR8","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/16.902724","volume":"48","author":"M. Koh","year":"2001","unstructured":"Koh M, Mizubayashi W, Iwamoto K, et al. Limit of gate oxide thickness scaling in MOSFETs due to apparent threshold voltage fluctuation introduced by tunnelling leakage current. IEEE Trans Electr Dev, 2001, 48: 259\u2013264","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR9","doi-asserted-by":"crossref","first-page":"2627","DOI":"10.1109\/TED.2006.882412","volume":"53","author":"V. S. Kaushik","year":"2006","unstructured":"Kaushik V S, O\u2019sullivan B J, Pourtois G, et al. Estimation of fixed charge densities in hafnium-silicate gate dielectrics. IEEE Trans Electr Dev, 2006, 53: 2627\u20132633","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR10","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/LED.2006.886711","volume":"27","author":"H. C. Wen","year":"2006","unstructured":"Wen H C, Harris H R, Young C D, et al. On oxygen deficiency and fast transient charge-trapping effects in high-k dielectrics. IEEE Electr Dev Lett, 2006, 27: 984\u2013987","journal-title":"IEEE Electr Dev Lett"},{"key":"4219_CR11","unstructured":"Kuhn K. Variation in 45 nm and implications for 32 nm and beyond. In: International Conference on CMOS Variability, 2009"},{"key":"4219_CR12","doi-asserted-by":"crossref","unstructured":"Packan P, Akbar S, Armstrong M, et al. High performance 32 nm logic technology featuring 2 nd generation high-k + metal gate transistors. In: IEEE International Electron Devices Meeting, IEDM Technical Digest, 2009. 659\u2013662","DOI":"10.1109\/IEDM.2009.5424253"},{"key":"4219_CR13","doi-asserted-by":"crossref","first-page":"1960","DOI":"10.1109\/16.711362","volume":"45","author":"P. Stolk","year":"1998","unstructured":"Stolk P, Widdershoven F, Klaassen D. Modeling statistical dopant fluctuations in MOS transistors. IEEE Trans Electr Dev, 1998, 45: 1960\u20131971","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR14","doi-asserted-by":"crossref","unstructured":"Takeuchi K, Fukai T, Tsunomura T, et al. Understanding random threshold voltage fluctuation by comparing multiple fabs and technologies. In: IEEE International Electron Devices Meeting, IEDM Technical Digest, 2007. 467\u2013470","DOI":"10.1109\/IEDM.2007.4418975"},{"key":"4219_CR15","doi-asserted-by":"crossref","first-page":"2505","DOI":"10.1109\/16.735728","volume":"45","author":"A. Asenov","year":"1998","unstructured":"Asenov A. Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 \u03bcm MOSFET\u2019s: A 3-D \u201catomistic simulation study\u201d. IEEE Trans Electr Dev, 1998, 45: 2505\u20132513","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR16","doi-asserted-by":"crossref","unstructured":"Tanaka T, Usuki T, Futatsugi T, et al. Vth fluctuation induced by statistical variation of pocket dopant profile. IEEE International Electron Devices Meeting, IEDM Technical Digest, 2000. 271\u2013274","DOI":"10.1109\/IEDM.2000.904309"},{"key":"4219_CR17","doi-asserted-by":"crossref","unstructured":"Ahsan I, Zamdmer N, Glushchenkov O, et al. RTA-driven intra-die variations in stage delay, and parametric sensitivities for 65 nm technology. In: 2006 Symposium on VLSI Technology, Digest of Technical Papers, 2006. 170\u2013171","DOI":"10.1109\/VLSIT.2006.1705271"},{"key":"4219_CR18","doi-asserted-by":"crossref","first-page":"3040","DOI":"10.1109\/TED.2007.907190","volume":"54","author":"Y. L. Tsang","year":"2007","unstructured":"Tsang Y L, Chattopadhyay S, Uppal S, et al. Modeling of the threshold voltage in strained Si\/Si1-x GexSi1-yGex CMOS architectures. IEEE Trans Electr Dev, 2007, 54: 3040\u20133048","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR19","doi-asserted-by":"crossref","unstructured":"Weber O, Faynot O, Andrieu F, et al. High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding. In: IEEE International Electron Devices Meeting, IEDM Technical Digest, 2008. 245\u2013248","DOI":"10.1109\/IEDM.2008.4796663"},{"key":"4219_CR20","doi-asserted-by":"crossref","first-page":"2233","DOI":"10.1109\/JSSC.2009.2022217","volume":"44","author":"L. T. Pang","year":"2009","unstructured":"Pang L T, Qian K, Spanos C J, et al. Measurement and analysis of variability in 45 nm strained-Si CMOS technology. IEEE J Solid State Circ, 2009, 44: 2233\u20132243","journal-title":"IEEE J Solid State Circ"},{"key":"4219_CR21","doi-asserted-by":"crossref","first-page":"3056","DOI":"10.1109\/TED.2007.907802","volume":"54","author":"A. R. Brown","year":"2007","unstructured":"Brown A R, Roy G, Asenov A. Poly-Si-gate-related variability in decananometer MOSFETs with conventional architecture. IEEE Trans Electr Dev, 2007, 54: 3056\u20133063","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR22","unstructured":"Zhang Y, Li J, Grubbs M, et al. Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability. In: IEEE International Electron Devices Meeting, 2009. 57\u201360"},{"key":"4219_CR23","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E. Seevinck","year":"1987","unstructured":"Seevinck E, List F, Lohstroh J. Static-noise margin analysis of MOS SRAM cells. IEEE J Solid-State Circ, 1987, 22: 748\u2013754","journal-title":"IEEE J Solid-State Circ"},{"key":"4219_CR24","doi-asserted-by":"crossref","first-page":"2216","DOI":"10.1109\/16.333844","volume":"41","author":"T. Mizuno","year":"1994","unstructured":"Mizuno T, Okamura J I, Toriumi A. Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET\u2019s. IEEE Trans Electr Dev, 1994, 41: 2216\u20132221","journal-title":"IEEE Trans Electr Dev"},{"key":"4219_CR25","doi-asserted-by":"crossref","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","volume":"24","author":"M. J. M. Pelgrom","year":"1989","unstructured":"Pelgrom M J M, Duinmaijer AC J, Welbers A P G. Matching properties of MOS transistors. IEEE J Solid-State Circ, 1989, 24: 1433\u20131439","journal-title":"IEEE J Solid-State Circ"},{"key":"4219_CR26","doi-asserted-by":"crossref","unstructured":"Arnaud F, Thean A, Eller M, et al. Competitive and cost effective high-k based 28 nm CMOS technology for low power applications. In: IEEE International Electron Devices Meeting, IEDM Technical Digest, 2009. 651\u2013654","DOI":"10.1109\/IEDM.2009.5424255"},{"key":"4219_CR27","doi-asserted-by":"crossref","unstructured":"Andrieu F, Weber O, Mazurier J, et al. Low leakage and low variability ultra-thin body and buried oxide (UT2B) SOI technology for 20 nm low power CMOS and beyond. In: 2010 Symposium on VLSI Technology, Digest of Technical Papers, 2010. 57\u201358","DOI":"10.1109\/VLSIT.2010.5556122"},{"key":"4219_CR28","doi-asserted-by":"crossref","unstructured":"Liu Y X. On the gate-stack origin threshold voltage variability in scaled FinFETs and multi-FinFETs. In: 2010 Symposium on VLSI Technology, Digest of Technical Papers, 2010. 101\u2013102","DOI":"10.1109\/VLSIT.2010.5556187"},{"key":"4219_CR29","unstructured":"Putra A T, Tsunomura T, Nishida A, et al. A new methodology for evaluating VT variability considering dopant depth profile. In: 2009 Symposium on VLSI Technology, Digest of Technical Papers, 2009. 116\u2013117"},{"key":"4219_CR30","unstructured":"Kuhn K. Process technology variation. IEEE Trans Electr Dev, 2011, to be published in August 2011"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4219-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-011-4219-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4219-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T10:50:30Z","timestamp":1741171830000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-011-4219-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":30,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2011,5]]}},"alternative-id":["4219"],"URL":"https:\/\/doi.org\/10.1007\/s11432-011-4219-6","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}