{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T05:14:36Z","timestamp":1741238076219,"version":"3.38.0"},"reference-count":69,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1007\/s11432-011-4221-z","type":"journal-article","created":{"date-parts":[[2011,5,4]],"date-time":"2011-05-04T05:44:07Z","timestamp":1304487847000},"page":"1039-1060","source":"Crossref","is-referenced-by-count":5,"title":["State-of-the-art flash memory devices and post-flash emerging memories"],"prefix":"10.1007","volume":"54","author":[{"given":"ChihYuan","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"HangTing","family":"Lue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YiChou","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,5,5]]},"reference":[{"key":"4221_CR1","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MNANO.2009.934861","volume":"3","author":"C. Y. Lu","year":"2009","unstructured":"Lu C Y, Kuan H. Nonvolatile semiconductor memory revolutionizing information storage. IEEE Nanotech Mag, 2009, 3: 4\u20139","journal-title":"IEEE Nanotech Mag"},{"key":"4221_CR2","unstructured":"Servalli G, Brazzelli D, Camerlenghi E, et al. A 65 nm NOR flash technology with 0.042 \u03bcm2 cell size for high performance multilevel application. In: International Electron Device Meeting (IEDM), session 35-1, 2005. 869\u2013872"},{"key":"4221_CR3","doi-asserted-by":"crossref","unstructured":"Fastow R, Banerjee R, Bjeletich P, et al. A 45 nm NOR flash technology with self-aligned contacts and 0.024 \u03bcm2 cell size for multi-level applications. In: VLSI Technology, System and Applications (VLSI-TSA), 2008. 81\u201382","DOI":"10.1109\/VTSA.2008.4530808"},{"key":"4221_CR4","unstructured":"Kuchibhatla R. IMFT 25-nm MLC NAND: technology scaling barrier broken. In: EE Times News and Analysis, March 22, 2010"},{"key":"4221_CR5","unstructured":"Darling P. Intel, Micron First to Sample 3-Bit-Per-Cell NAND Flash Memory on Industry-Leading 25-Nanometer Silicon Processing Technology. Micron Technology Inc. Press Release, August 17, 2010"},{"key":"4221_CR6","unstructured":"Lue H T, Hsu T H, Lai S C, et al. Scaling evaluation of BE-SONOS NAND flash beyond 20 nm. In: VLSI Symposia on Technology, session 12-1, 2008. 116\u2013117"},{"key":"4221_CR7","unstructured":"Lee C H, Choi K I, Cho M K, et al. A novel SONOS structure of SiO2\/SiN\/Al2O3 with TaN metal gate for multi-giga bit flash memories. In: International Electron Device Meeting (IEDM), session 26-5, 2003. 613\u2013616"},{"key":"4221_CR8","doi-asserted-by":"crossref","unstructured":"Lai S C, Lue H T, Liao C W, et al. An oxide-buffered BE-MANOS charge-trapping device and the role of Al2O3. In: NVSMW-ICMTD, 2008. 101\u2013102","DOI":"10.1109\/NVSMW.2008.35"},{"key":"4221_CR9","unstructured":"Lue H T, Wang S Y, Lai E K, et al. BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability. In: International Electron Device Meeting (IEDM), session 22-3, 2005. 555\u2013558"},{"key":"4221_CR10","doi-asserted-by":"crossref","unstructured":"Lue H T, Wang S Y, Hsiao Y H, et al. Reliability model of bandgap engineered SONOS (BE-SONOS). In: International Electron Device Meeting (IEDM), session 18-5, 2006. 495\u2013498","DOI":"10.1109\/IEDM.2006.346822"},{"key":"4221_CR11","unstructured":"Lai S C, Lue H T, Yang M J, et al. MA BE-SONOS: A bandgap engineered SONOS using metal gate and Al2O3 blocking layer to overcome erase saturation. In: IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW), 2007. 88\u201389"},{"key":"4221_CR12","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/TDMR.2010.2041665","volume":"10","author":"H. T. Lue","year":"2010","unstructured":"Lue H T, Lai S C, Hsu T H, et al. Modeling of barrier engineered charge-trapping NAND flash (BE CTNF) devices. IEEE Trans Device Mater Reliab (TDMR), 2010, 10: 222\u2013232","journal-title":"IEEE Trans Device Mater Reliab (TDMR)"},{"key":"4221_CR13","doi-asserted-by":"crossref","unstructured":"Lue H T, Pan J F, Wang S Y, et al. Chip-level reliability study of barrier engineered (BE) floating gate (FG) flash memory devices. In: International Reliability Physics Symposium (IRPS), session 5D-2, 2010. 627\u2013633","DOI":"10.1109\/IRPS.2010.5488758"},{"key":"4221_CR14","unstructured":"Hsieh C C, Lue H T, Chang K P, et al. A novel BE-SONOS NAND flash using non-cut trapping layer with superb reliability. In: International Electron Device Meeting (IEDM), session 5, 2010. to be published"},{"key":"4221_CR15","doi-asserted-by":"crossref","unstructured":"Lue H T, Hsu T H, Lai S C, et al. Study of electron and hole injection statistics of BE-SONOS NAND flash. In: International Memory Workshop (IMW), 2010. 92\u201395","DOI":"10.1109\/IMW.2010.5488308"},{"key":"4221_CR16","doi-asserted-by":"crossref","unstructured":"Compagnoni C M, Spinelli A S, Gusmeroli R, et al. Ultimate accuracy for the NAND Flash program algorithm due to the electron injection statistics. In: IEEE T-ED, 2008. 2695\u20132702","DOI":"10.1109\/TED.2008.2003230"},{"key":"4221_CR17","doi-asserted-by":"crossref","unstructured":"Hsiao Y H, Lue H T, Hsieh K Y, et al. A study of stored charge interference and fringing field effects in sub-30 nm charge-trapping NAND flash. In: International Memory Workshop (IMW), 2009. 34\u201335","DOI":"10.1109\/IMW.2009.5090576"},{"key":"4221_CR18","doi-asserted-by":"crossref","unstructured":"Prall K, Parat K. 25 nm 64 Gb MLC NAND technology and scaling challenges. In: International Electron Device Meeting (IEDM), session 5-5, 2010. 98\u2013101","DOI":"10.1109\/IEDM.2010.5703300"},{"key":"4221_CR19","doi-asserted-by":"crossref","unstructured":"Lai E K, Lue H T, Hsiao Y H, et al. A multi-layer stackable thin-film transistor (TFT) NAND-type flash memory. In: International Electron Device Meeting (IEDM), session 2-4, 2006. 41\u201344","DOI":"10.1109\/IEDM.2006.346903"},{"key":"4221_CR20","doi-asserted-by":"crossref","unstructured":"Jung S M, Jang J, Cho W, et al. Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node. In: International Electron Device Meeting (IEDM), 2006. 37\u201340","DOI":"10.1109\/IEDM.2006.346902"},{"key":"4221_CR21","doi-asserted-by":"crossref","unstructured":"Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In: VLSI Symposia on Technology, 2007. 14\u201315","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"4221_CR22","unstructured":"Katsumata R, Kito M, Fukuzumi Y, et al. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In: VLSI Symposia on Technology, 2009. 136\u2013137"},{"key":"4221_CR23","unstructured":"Jang J, Kim H S, Cho W, et al. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory. In: VLSI Symposia on Technology, 2009. 192\u2013193"},{"key":"4221_CR24","unstructured":"Kim J, Hong A J, Kim S M, et al. Novel vertical-stacked-array-transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (solid state drive). In: VLSI Symposia on Technology, 2009. 186\u2013187"},{"key":"4221_CR25","unstructured":"Kim W, Choi S, Sung J, et al. Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage. In: VLSI Symposia on Technology, 2009. 188\u2013189"},{"key":"4221_CR26","doi-asserted-by":"crossref","unstructured":"Lue H T, Hsu T H, Hsiao Y H, et al. A highly scalable 8-layer 3D vertical-gate (VG) TFT NAND flash using junction-free buried channel BE-SONOS device. In: VLSI Symposia on Technology, 2010. 131\u2013132","DOI":"10.1109\/VLSIT.2010.5556199"},{"key":"4221_CR27","unstructured":"Hsu T H, Lue H T, Hsieh C C, et al. Study of sub-30 nm thin film transistor (TFT) charge-trapping (CT) devices for 3D NAND flash application. In: International Electron Device Meeting (IEDM), session 27-4, 2009. 629\u2013632"},{"key":"4221_CR28","doi-asserted-by":"crossref","unstructured":"Hubert A, Nowak E, Tachi K, et al. A stacked SONOS technology, up to 4 levels and 6 nm crystalline nanowires, with gate-all-around or independent gates (\u03a6-Flash), suitable for full 3D integration. In: International Electron Device Meeting (IEDM), 2009. 637\u2013640","DOI":"10.1109\/IEDM.2009.5424260"},{"key":"4221_CR29","doi-asserted-by":"crossref","unstructured":"Chen Y C, Rettner C T, Raoux S, et al. Ultra-thin phase-change bridge memory device using GeSb. In: International Electron Device Meeting (IEDM), session 30-3, 2006. 777\u2013780","DOI":"10.1109\/IEDM.2006.346910"},{"key":"4221_CR30","doi-asserted-by":"crossref","unstructured":"Oh J H, Park J H, Lim Y S, et al. Full integration of highly manufacturable 512 Mb PRAM based on 90 nm technology. In: International Electron Device Meeting (IEDM), session 2-6, 2006. 49\u201352","DOI":"10.1109\/IEDM.2006.346905"},{"key":"4221_CR31","doi-asserted-by":"crossref","unstructured":"Servalli G. A 45 nm generation phase change memory technology. In: International Electron Device Meeting (IEDM), session 5-7, 2009. 113\u2013116","DOI":"10.1109\/IEDM.2009.5424409"},{"key":"4221_CR32","first-page":"393","volume-title":"Introduction to Solid State Physics","author":"C. Kittel","year":"1996","unstructured":"Kittel C. Introduction to Solid State Physics. 7th ed. New York: Wiley, 1996. 393\u2013398","edition":"7th ed."},{"key":"4221_CR33","unstructured":"Ishiwara H. Current status and prospects of ferroelectric memories. In: International Electron Device Meeting (IEDM), session 33-1, 2001. 725\u2013728"},{"key":"4221_CR34","doi-asserted-by":"crossref","first-page":"787","DOI":"10.1109\/4.668994","volume":"33","author":"D. Takashima","year":"1998","unstructured":"Takashima D, Kunishima I. High-density chain ferroelectric random access memory (chain FRAM). J Solid-State Circ, 1998. 33: 787\u2013792","journal-title":"J Solid-State Circ"},{"key":"4221_CR35","unstructured":"Koo J M, Seo B S, Kim S, et al. Fabrication of 3D trench PZT capacitors for 256 Mbit FRAM device application. In: International Electron Device Meeting (IEDM), session 14-2, 2005. 351\u2013354"},{"key":"4221_CR36","doi-asserted-by":"crossref","unstructured":"Kanaya H, Tomioka K, Matsushita T, et al. A 0.602 \u03bcm2 nestled chain cell structure formed by one mask etching process for 64 Mbit FeRAM. In: VLSI Symposia on Technology, session 15-3, 2004. 150\u2013151","DOI":"10.1109\/VLSIT.2004.1345446"},{"key":"4221_CR37","unstructured":"Shimojo Y, Konno A, Nishimura J, et al. High-density and high-speed 128 Mb chain FeRAMTM with SDRAM-compatible DDR2 interface. In: VLSI Symposia on Technology, session 11B-1, 2009. 218\u2013219"},{"key":"4221_CR38","first-page":"1053","volume":"27","author":"J. P. Han","year":"1999","unstructured":"Han J P, Ma T P. Ferroelectric-gate transistor as a capacitor-less DRAM cell. Integrat Ferroelectr, 1999, 27: 1053\u20131062","journal-title":"Integrat Ferroelectr"},{"key":"4221_CR39","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1038\/nmat1257","volume":"3","author":"S. Yuasa","year":"2004","unstructured":"Yuasa S, Nagahama T, Fukushima A, et al. Giant room-temperature magnetoresistance in single-crystal Fe\/MgO\/Fe magnetic tunnel junctions. Nat Mater, 2004, 3: 868\u2013871","journal-title":"Nat Mater"},{"key":"4221_CR40","doi-asserted-by":"crossref","unstructured":"Durlam M, Addie D, Akerman J, et al. A 0.18 \u03bcm 4 Mb toggling MRAM. In: International Electron Device Meeting (IEDM), session 34-6, 2003. 995\u2013997","DOI":"10.1109\/IEDM.2003.1269448"},{"key":"4221_CR41","doi-asserted-by":"crossref","first-page":"2625","DOI":"10.1109\/TMAG.2004.830395","volume":"40","author":"I. L. Prejbeanu","year":"2004","unstructured":"Prejbeanu I L, Kula W, Ounadjela K, et al. Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions. IEEE Trans Magnet, 2004, 40: 2625\u20132627","journal-title":"IEEE Trans Magnet"},{"key":"4221_CR42","doi-asserted-by":"crossref","unstructured":"Lee Y M, Yoshida C, Tsunoda K, et al. Highly scalable STT-MRAM with MTJs of top-pinned structure in 1T\/1MTJ cell. In: VLSI Symposia on Technology, session 5-2, 2010. 49\u201350","DOI":"10.1109\/VLSIT.2010.5556123"},{"key":"4221_CR43","doi-asserted-by":"crossref","unstructured":"Ishigaki T, Kawahara T, Takemura R, et al. A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In: VLSI Symposia on Technology, session 5-1, 2010. 47\u201348","DOI":"10.1109\/VLSIT.2010.5556126"},{"key":"4221_CR44","first-page":"33","volume":"18","author":"Y. Huai","year":"2008","unstructured":"Huai Y. Spin-transfer torque MRAM (STT-MRAM): challenges and prospects. AAPPS Bull, 2008, 18: 33\u201340","journal-title":"AAPPS Bull"},{"key":"4221_CR45","doi-asserted-by":"crossref","unstructured":"H\u00f6nigschmid H, Angerbauer M, Dietrich S, et al. A non-volatile 2 Mbit CBRAM memory core featuring advanced read and program control. In: VLSI Symposia on Circuits, session 13-2, 2006. 110\u2013111","DOI":"10.1109\/VLSIC.2006.1705334"},{"key":"4221_CR46","doi-asserted-by":"crossref","unstructured":"Aratani K, Ohba K, Mizuguchi T, et al. A novel resistance memory with high scalability and nanosecond switching. In: International Electron Device Meeting (IEDM), session 30-5, 2007. 783\u2013786","DOI":"10.1109\/IEDM.2007.4419064"},{"key":"4221_CR47","doi-asserted-by":"crossref","unstructured":"Waser R. Electrochemical and thermochemical memories. In: International Electron Device Meeting (IEDM), session 12-1, 2008. 289\u2013292","DOI":"10.1109\/IEDM.2008.4796675"},{"key":"4221_CR48","doi-asserted-by":"crossref","unstructured":"Xu N, Gao B, Liu L F, et al. A unified physical model of switching behavior in oxide-based RRAM. In: VLSI Symposia on Technology, session 10-3, 2008. 100\u2013101","DOI":"10.1109\/VLSIT.2008.4588578"},{"key":"4221_CR49","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"L. O. Chua","year":"1971","unstructured":"Chua L O. Memristor-the missing circuit element. IEEE Trans Circ Theory, 1971, 18: 507\u2013519","journal-title":"IEEE Trans Circ Theory"},{"key":"4221_CR50","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","volume":"453","author":"D. B. Strukov","year":"2008","unstructured":"Strukov D B, Snider G S, Stewart D R, et al. The missing memristor found. Nature, 2008, 453: 80\u201383","journal-title":"Nature"},{"key":"4221_CR51","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","volume":"464","author":"J. Borghetti","year":"2010","unstructured":"Borghetti J, Snider G S, Kuekes P J, et al. \u2019Memristive\u2019 switches enable \u2019stateful\u2019 logic operations via material implication. Nature, 2010, 464: 873\u2013876","journal-title":"Nature"},{"key":"4221_CR52","doi-asserted-by":"crossref","unstructured":"Kozicki M N, Balakrishnan M, Gopalan C, et al. Porgrammable metallization cell memory based on Ag-Ge-S and Cu-Ge-S solid electrolytes. In: 2005 Non-volatile Memory Technology Symposium, 2005. 83\u201389","DOI":"10.1109\/DRC.2005.1553049"},{"key":"4221_CR53","unstructured":"Sakamoto T, Tada M, Banno N, et al. Nonvolatile solid-electrolyte switch embedded into Cu interconnect. In: VLSI Symposia on Technology, session 6B-4, 2009. 130\u2013131"},{"key":"4221_CR54","doi-asserted-by":"crossref","unstructured":"Lin Y Y, Lee F M, Chen Y C, et al. A novel TiTe buffered Cu-GeSbTe\/SiO2 electrochemical resistive memory (ReRAM). In: VLSI Symposia on Technology, session 8-4, 2010. 91\u201392","DOI":"10.1109\/VLSIT.2010.5556183"},{"key":"4221_CR55","doi-asserted-by":"crossref","first-page":"091902","DOI":"10.1063\/1.2775835","volume":"91","author":"J. L. F. Silva Da","year":"2007","unstructured":"Da Silva J L F, Wei S H, Zhou J, et al. Stability and electronic structures of CuxTe. Appl Phys Lett, 2007, 91: 091902\u2013091904","journal-title":"Appl Phys Lett"},{"key":"4221_CR56","doi-asserted-by":"crossref","first-page":"051908","DOI":"10.1063\/1.2450656","volume":"90","author":"C. Cabral","year":"2007","unstructured":"Cabral C, Chen K N, Krusin-Elbaum L, et al. Irreversible modification of Ge2Sb2Te5 phase change material by nanometer-thin Ti adhesion layers in a device-compatible stack. Appl Phys Lett, 2007, 90: 051908\u20130511910","journal-title":"Appl Phys Lett"},{"key":"4221_CR57","unstructured":"Chen A, Haddad S, Wu Y C J, et al. Non-volatile resistive switching for advanced memory applications. In: International Electron Device Meeting (IEDM), session 5-5, 2005. 746\u2013749"},{"key":"4221_CR58","doi-asserted-by":"crossref","unstructured":"Wang M, Luo W J, Wang Y L, et al. A novel CuxSiyO resistive memory in logic technology with excellent data retention and resistance distribution for embedded applications. In: VLSI Symposia on Technology, session 8-3, 2010. 89\u201390","DOI":"10.1109\/VLSIT.2010.5556182"},{"key":"4221_CR59","doi-asserted-by":"crossref","unstructured":"Sakotsubo Y, Terai M, Kotsuji S, et al. A new approach for improving operating margin of unipolar ReRAM. In: VLSI Symposia on Technology, session 8-2, 2010. 87\u201388","DOI":"10.1109\/VLSIT.2010.5556181"},{"key":"4221_CR60","doi-asserted-by":"crossref","unstructured":"Baek I G, Lee M S, Seo S, et al. Highly scalable non-volatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses. In: International Electron Device Meeting (IEDM), session 23-6, 2004. 587\u2013590","DOI":"10.1109\/IEDM.2004.1419228"},{"key":"4221_CR61","doi-asserted-by":"crossref","unstructured":"Lee H Y, Chen P S, Wu T Y, et al. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM. In: International Electron Device Meeting (IEDM), session 12-3, 2008. 297\u2013300","DOI":"10.1109\/IEDM.2008.4796677"},{"key":"4221_CR62","unstructured":"Ho C H, Lai E K, Lee M D, et al. A highly reliable self-aligned graded oxide WOx resistance memory: conduction mechanisms and reliability. In: VLSI Symposia on Technology, session 12B-2, 2007. 228\u2013229"},{"key":"4221_CR63","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/LED.2009.2037593","volume":"31","author":"W. C. Chien","year":"2010","unstructured":"Chien W C, Chen Y C, Lai E K, et al. Unipolar switching behaviors of RTO WOx RRAM. IEEE Electr Device Lett, 2010, 31: 126\u2013128","journal-title":"IEEE Electr Device Lett"},{"key":"4221_CR64","doi-asserted-by":"crossref","unstructured":"Chen Y C, Chien WC, Lin Y Y, et al. Cu-based and WOx-based resistive switching memories (ReRAMs) for embedded and stand-alone applications. In: International Conference on Solid-State and Integrated-Circuit Technology, 2010. invited","DOI":"10.1109\/ICSICT.2010.5667545"},{"key":"4221_CR65","doi-asserted-by":"crossref","unstructured":"Chien W C, Chen Y C, Lee F M, et al. A novel Ni\/WOX\/W ReRAM with excellent retention and low switching current. In: 2010 International Conference on Solid State Devices and Materials (SSDM), 2010. 1104\u20131105","DOI":"10.7567\/SSDM.2010.E-8-4"},{"key":"4221_CR66","doi-asserted-by":"crossref","first-page":"04DD17","DOI":"10.1143\/JJAP.49.04DD17","volume":"49","author":"E. K. Lai","year":"2010","unstructured":"Lai E K, Chien W C, Chen Y C, et al. Tungsten oxide resistive memory using rapid thermal oxidation of tungsten plugs. Japan J Appl Phys, 2010, 49: 04DD17\u201304DD17-4","journal-title":"Japan J Appl Phys"},{"key":"4221_CR67","doi-asserted-by":"crossref","unstructured":"Chien W C, Chen Y C, Lai E K, et al. High-speed multilevel esistive RAM using RTO WOx. In: 2009 International Conference on Solid State Devices and Materials (SSDM), session G-7-3, 2009. 1206\u20131207","DOI":"10.7567\/SSDM.2009.G-7-3"},{"key":"4221_CR68","doi-asserted-by":"crossref","unstructured":"Lee M J, Lee C B, Kim S, et al. Stack friendly all-oxide 3D RRAM using GaInZnO peripheral TFT realized over glass substrates. In: International Electron Device Meeting (IEDM), session 4.4, 2008. 85\u201388","DOI":"10.1109\/IEDM.2008.4796620"},{"key":"4221_CR69","doi-asserted-by":"crossref","unstructured":"Chevallier C J, Chang H S, Lim S F, et al. A 0.13 \u03bcm 64 Mb multi-layered conductive metal-oxide memory. In: 2010 International Solid-State Circuit Conference Digest (ISSCC), session 14-3, 2010. 260\u2013261","DOI":"10.1109\/ISSCC.2010.5433945"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4221-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-011-4221-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4221-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T10:51:13Z","timestamp":1741171873000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-011-4221-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":69,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2011,5]]}},"alternative-id":["4221"],"URL":"https:\/\/doi.org\/10.1007\/s11432-011-4221-z","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"type":"print","value":"1674-733X"},{"type":"electronic","value":"1869-1919"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}