{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T09:24:19Z","timestamp":1768814659543,"version":"3.49.0"},"reference-count":61,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1007\/s11432-011-4224-9","type":"journal-article","created":{"date-parts":[[2011,5,4]],"date-time":"2011-05-04T05:44:07Z","timestamp":1304487847000},"page":"946-958","source":"Crossref","is-referenced-by-count":19,"title":["Advanced strain engineering for state-of-the-art nanoscale CMOS technology"],"prefix":"10.1007","volume":"54","author":[{"given":"Bin","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,5,5]]},"reference":[{"key":"4224_CR1","first-page":"114","volume":"38","author":"G. Moore","year":"1965","unstructured":"Moore G. Cramming more components onto integrated circuits. Electronics, 1965, 38: 114\u2013117","journal-title":"Electronics"},{"key":"4224_CR2","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","volume":"9","author":"R. Dennard","year":"1974","unstructured":"Dennard R, Gaensslen F, Yu H, et al. Design of ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE J Solid-State Circ, 1974, 9: 256\u2013268","journal-title":"IEEE J Solid-State Circ"},{"key":"4224_CR3","doi-asserted-by":"crossref","unstructured":"Mistry K, Allen C, Auth C, et al. A 45 nm logic technology with high-k metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging. In: IEDM Tech Dig, 2007. 247\u2013250","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"4224_CR4","doi-asserted-by":"crossref","unstructured":"Chudzik M, Boris B, Mo R, et al. High-performance high-k\/metal gates for 45 nm CMOS and beyond with gate-first processing. In: VLSI Tech Dig, 2007. 194\u2013195","DOI":"10.1109\/VLSIT.2007.4339689"},{"key":"4224_CR5","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1103\/PhysRev.94.42","volume":"94","author":"C. Smith","year":"1954","unstructured":"Smith C. Piezoresistance effect in germanium and silicon. Phys Rev, 1954, 94: 42\u201349","journal-title":"Phys Rev"},{"key":"4224_CR6","first-page":"200","volume-title":"Introduction to Solid State Physics","author":"C. Kittel","year":"1986","unstructured":"Kittel C. Introduction to Solid State Physics. New York: Wiley, 1986. 200"},{"key":"4224_CR7","doi-asserted-by":"crossref","first-page":"1567","DOI":"10.1063\/1.362953","volume":"80","author":"S. Takagi","year":"1996","unstructured":"Takagi S, Hoyt J, Welser J, et al. Comparative study of phonon-limited mobility of two-dimensional electrons in strained and unstrained Si metal-oxide-semiconductor field-effect transistors. J Appl Phys, 1996, 80: 1567\u20131577","journal-title":"J Appl Phys"},{"key":"4224_CR8","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1063\/1.110394","volume":"63","author":"T. Vogelsang","year":"1993","unstructured":"Vogelsang T, Hofmann K. Electron transport in strained Si layers on Si1\u2212x Gex substrates. Appl Phys Lett, 1993, 63: 186\u2013188","journal-title":"Appl Phys Lett"},{"key":"4224_CR9","doi-asserted-by":"crossref","first-page":"2514","DOI":"10.1063\/1.111558","volume":"64","author":"D. Nayak","year":"1994","unstructured":"Nayak D, Chun S. Low-field hole mobility of strained Si on (100) Si1\u2212x Gex substrate. Appl Phys Lett, 1994, 64: 2514\u20132516","journal-title":"Appl Phys Lett"},{"key":"4224_CR10","doi-asserted-by":"crossref","first-page":"1079","DOI":"10.1063\/1.1585120","volume":"94","author":"M. Fischetti","year":"2003","unstructured":"Fischetti M, Ren Z, Solomon P, et al. Six-band k\u00b7p calculation of the hold mobility in silicon inversion layers: dependence on surface orientation, strain, and silicon thickness. J Appl Phys, 2003, 94: 1079\u20131095","journal-title":"J Appl Phys"},{"key":"4224_CR11","doi-asserted-by":"crossref","first-page":"2053","DOI":"10.1063\/1.1660486","volume":"42","author":"G. Dorda","year":"1971","unstructured":"Dorda G. Piezoresistance in quantized conduction bands in silicon inversion layers. J Appl Phys, 1971, 42: 2053\u20132060","journal-title":"J Appl Phys"},{"key":"4224_CR12","doi-asserted-by":"crossref","first-page":"1923","DOI":"10.1063\/1.1656464","volume":"39","author":"D. Colman","year":"1968","unstructured":"Colman D, Bate R, Mize J. Mobility anisotropy and piezoresistance in silicon p-type inversion layers. J Appl Phys, 1968, 39: 1923\u20131931","journal-title":"J Appl Phys"},{"key":"4224_CR13","doi-asserted-by":"crossref","unstructured":"Thompson S, Suthram S, Sun Y, et al. Future of strained Si\/semiconductors in nanoscale MOSFETs. In: IEDM Tech. Dig., 2006. 681\u2013684","DOI":"10.1109\/IEDM.2006.346877"},{"key":"4224_CR14","doi-asserted-by":"crossref","first-page":"011101","DOI":"10.1063\/1.1819976","volume":"97","author":"M. Lee","year":"2005","unstructured":"Lee M, Fitzgerald E, Bulsara M, et al. Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors. J Appl Phys, 2005, 97: 011101","journal-title":"J Appl Phys"},{"key":"4224_CR15","doi-asserted-by":"crossref","first-page":"1790","DOI":"10.1109\/TED.2004.836648","volume":"51","author":"S. Thompson","year":"2004","unstructured":"Thompson S, Armstrong M, Auth C, et al. A 90-nm logic technology featuring strained-silicon. IEEE Trans Electr Dev, 2004, 51: 1790\u20131797","journal-title":"IEEE Trans Electr Dev"},{"key":"4224_CR16","unstructured":"Thompson S, Anand N, Armstrong M, et al. A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 \u03bcm2 SRAM cell. In: IEDM Tech Dig, 2002. 61\u201364"},{"key":"4224_CR17","unstructured":"Narasimha S, Onishi K, Nayfeh H, et al. High performance 45-nm SOI Technology with enhanced stress, porous low-k BEOL and immersion lithography. In: IEDM Tech Dig, 2006. 689\u2013692"},{"key":"4224_CR18","unstructured":"Nouri F, Verheyen P, Washington L, et al. A systematic study of trade-offs in engineering a locally strained pMOSFET. In: IEDM Tech Dig, 2004. 1055\u20131058"},{"key":"4224_CR19","unstructured":"Ohta H, Kim Y, Shimamune Y, et al. High performance 30 nm gate bulk CMOS for 45 nm node with \u03a3-shaped SiGe-SD. In: IEDM Tech Dig, 2005. 247\u2013250"},{"key":"4224_CR20","doi-asserted-by":"crossref","unstructured":"Yang B, Waite A, Yin H, et al. (110) channel, SiON gate-dielectric PMOS with record high Ion=1 mA\/\u03bcm through channel stress and source drain external resistance (R ext) engineering. In: IEDM Tech Dig, 2007. 1032\u20131034","DOI":"10.1109\/IEDM.2007.4418927"},{"key":"4224_CR21","doi-asserted-by":"crossref","unstructured":"Ota K, Sugihara K, Sayama H, et al. Novel locally strained channel technique for high performance 55 nm CMOS. In: IEDM Tech Dig, 2002. 27\u201330","DOI":"10.1109\/IEDM.2002.1175771"},{"key":"4224_CR22","doi-asserted-by":"crossref","unstructured":"Miyashita T, Owada T, Hatada A, et al. Physical and electrical analysis of the stress memorization technique (SMT) using poly-gates and its optimization for beyond 45-nm high-performance applications. In: IEDM Tech Dig, 2008. 55\u201358","DOI":"10.1109\/IEDM.2008.4796612"},{"key":"4224_CR23","doi-asserted-by":"crossref","first-page":"1690","DOI":"10.1109\/TED.2009.2024021","volume":"56","author":"C. Ortolland","year":"2009","unstructured":"Ortolland C, Okuno Y, Verheyen P, et al. Stress memorization technique-fundamental understanding and low-cost integration for advanced CMOS technology using a nonselective process. IEEE Trans Electr Dev, 2009, 56: 1690\u20131697","journal-title":"IEEE Trans Electr Dev"},{"key":"4224_CR24","doi-asserted-by":"crossref","unstructured":"Chen C, Lee T, Hou T, et al. Stress memorization technique (SMT) by selectively strained nitirde capping for sub-65 nm high-performance strained-Si device application. In: Symp VLSI Tech Dig, 2004. 56\u201357","DOI":"10.1109\/VLSIT.2004.1345390"},{"key":"4224_CR25","doi-asserted-by":"crossref","unstructured":"Eiho A, Samuki T, Morifuji E, et al. Management of power and performance with stress memorization technique for 45 nm CMOS. In: Symp VLSI Tech Dig, 2007. 218\u2013219","DOI":"10.1109\/VLSIT.2007.4339699"},{"key":"4224_CR26","doi-asserted-by":"crossref","unstructured":"Ortolland C, Morin P, Chaton C, et al. Stress memorization technique (SMT) optimization for 45 nm CMOS. In: Symp VLSI Tech Dig, 2006. 78\u201379","DOI":"10.1109\/VLSIT.2006.1705225"},{"key":"4224_CR27","doi-asserted-by":"crossref","unstructured":"Wei A, Wiatr M, Gehring A, et al. Multiple stress memorization in advanced SOI CMOS technologies. In: Symp VLSI Tech Dig, 2007. 216\u2013217","DOI":"10.1109\/VLSIT.2007.4339698"},{"key":"4224_CR28","doi-asserted-by":"crossref","unstructured":"Ito S, Namba H, Yamaguchi K, et al. Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design. In: IEDM Tech Dig, 2000. 247\u2013250","DOI":"10.1109\/IEDM.2000.904303"},{"key":"4224_CR29","unstructured":"Shimizu A, Hachimine K, Ohki N, et al. Local mechanical-stress control (LMC): a new technique for CMOS-preformance enhancement. In: IEDM Tech Dig, 2001. 433\u2013436"},{"key":"4224_CR30","doi-asserted-by":"crossref","unstructured":"Yang H, Malik R, Narasimha S, et al. Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing. In: IEDM Tech Dig, 2004. 1075\u20131077","DOI":"10.1109\/IEDM.2004.1419385"},{"key":"4224_CR31","unstructured":"Lee W, Waite A, Nii H, et al. High performance 65 nm SOI technology with enhanced transistor strain and advancedlow-k BEOL. In: IEDM Tech Dig, 2005. 61\u201364"},{"key":"4224_CR32","doi-asserted-by":"crossref","unstructured":"Pidin S, Mori T, Inoue K, et al. A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films. In: IEDM Tech Dig, 2004. 213\u2013216","DOI":"10.1109\/IEDM.2004.1419112"},{"key":"4224_CR33","doi-asserted-by":"crossref","unstructured":"Pidin S, Mori T, Nakamura R, et al. MOSFET current drive optimization using Silicon nitride capping layer for 65-nm technology node. In: Symp. VLSI Tech Dig, 2004. 54\u201355","DOI":"10.1109\/VLSIT.2004.1345389"},{"key":"4224_CR34","doi-asserted-by":"crossref","unstructured":"Goto K, Satoh S, Ohta H, et al. Technology booster using strain-enhancing laminated SiN (SELS) for 65 nm node HP MPUs. In: IEDM Tech Dig, 2004. 209\u2013212","DOI":"10.1109\/IEDM.2004.1419111"},{"key":"4224_CR35","doi-asserted-by":"crossref","first-page":"1259","DOI":"10.1109\/TED.2008.919558","volume":"55","author":"A. Noori","year":"2008","unstructured":"Noori A, Balseanu M, Boelen P, et al. Manufacturable processes for \u2264 32-nm-node CMOS enhancement by synchronous optimization of strain-engineered channel and external parasitic resistances. IEEE Trans Electr Dev, 2008, 55: 1259\u20131264","journal-title":"IEEE Trans Electr Dev"},{"key":"4224_CR36","doi-asserted-by":"crossref","unstructured":"Tan K, Zhu M, Fang W, et al. A new liner stressor with very high intrinsic stress (>6 GPa) and low permittivity comprising diamond-like carbon (DLC) for strained P-channel transistors. In: IEDM Tech Dig, 2007. 127\u2013130","DOI":"10.1109\/IEDM.2007.4418881"},{"key":"4224_CR37","doi-asserted-by":"crossref","unstructured":"Chen X, Gao W, Dyer T, et al. Stress proximity technique for performance improvement with dual stress liner at 45 nm technology and beyond. In: Symp VLSI Tech Dig, 2006. 60\u201361","DOI":"10.1109\/VLSIT.2006.1705216"},{"key":"4224_CR38","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1149\/1.2986789","volume":"16","author":"B. Yang","year":"2008","unstructured":"Yang B, Ren Z, Takalkar R, et al. Recent progress and challenges in enabling embedded Si:C technology. ECS Meet, 2008, 16: 317\u2013323","journal-title":"ECS Meet"},{"key":"4224_CR39","doi-asserted-by":"crossref","unstructured":"Liu Y, Gluschenkov O, Li J, et al. Strained Si channel MOSFETs with embedded silicon carbon formed by solid phase epitaxy. In: Symp VLSI Tech Dig, 2007. 44\u201345","DOI":"10.1109\/VLSIT.2007.4339720"},{"key":"4224_CR40","unstructured":"Yang B, Takalkar R, Ren Z, et al. High-performance nMOS with in situ phosphorus-doped embedded Si:C (ISPD eSi:C) source-drain stressor. In: IEDM Tech Dig, 2008. 51\u201354"},{"key":"4224_CR41","first-page":"63","volume":"28","author":"A. Dube","year":"2010","unstructured":"Dube A, Chakravarti A, Takalkar R, et al. Epitaxial growth of Si:C alloys: process development and challenges. ECS Meet, 2010, 28: 63\u201371","journal-title":"ECS Meet"},{"key":"4224_CR42","doi-asserted-by":"crossref","unstructured":"Scott G, Lutze J, Rubin M, et al. NMOS drive current reduction caused by transistor layout and trench isolation induced stress. In: IEDM Tech Dig, 1999. 827\u2013830","DOI":"10.1109\/IEDM.1999.824277"},{"key":"4224_CR43","doi-asserted-by":"crossref","unstructured":"Steegen A, Stucchi M, Lauwers A, et al. Silicide induced pattern density and orientation dependent transconductance in MOS transistors. In: IEDM Tech Dig, 1999. 497\u2013500","DOI":"10.1109\/IEDM.1999.824201"},{"key":"4224_CR44","unstructured":"Ge C, Lin C, Ko C, et al. Process-strained Si (PSS) CMOS technology featuring 3D strain engineering. In: IEDM Tech Dig, 2003. 73\u201376"},{"key":"4224_CR45","doi-asserted-by":"crossref","unstructured":"Auth C, Cappellani A, Chun J, et al. 45 nm high-k + metal gate strain-enhanced transistors. In: Symp VLSI Tech Dig, 2008. 128\u2013129","DOI":"10.1109\/CICC.2008.4672101"},{"key":"4224_CR46","doi-asserted-by":"crossref","unstructured":"Henson K, Bu H, Na M, et al. Gate length scaling and high drive current enabled for high performance SOI technology using high-k\/metal gate. In: IEDM Tech Dig, 2008. 645\u2013648","DOI":"10.1109\/IEDM.2008.4796774"},{"key":"4224_CR47","doi-asserted-by":"crossref","unstructured":"Kubicek S, Schram T, Rohr E, et al. Strain enhanced low-VT CMOS featuring La\/Al-doped HfSiO\/TaC and 10 ps invertor delay. In: Symp VLSI Tech Dig, 2008. 130\u2013131","DOI":"10.1109\/VLSIT.2008.4588590"},{"key":"4224_CR48","doi-asserted-by":"crossref","first-page":"1706","DOI":"10.1109\/TED.2010.2049076","volume":"57","author":"M. Cai","year":"2010","unstructured":"Cai M, Ramani K, Belyansky M, et al. Stress liner effects for 32-nm SOI MOSFETs with HKMG. IEEE Trans Electr Dev, 2010, 57: 1706\u20131709","journal-title":"IEEE Trans Electr Dev"},{"key":"4224_CR49","doi-asserted-by":"crossref","unstructured":"Wang J, Tateshita Y, Yamakawa S, et al. Novel channel-stress enhancement technology with eSiGe S\/D and recessed channel on damascene gate process. In: Symp VLSI Tech Dig, 2007. 46\u201347","DOI":"10.1109\/VLSIT.2007.4339721"},{"key":"4224_CR50","doi-asserted-by":"crossref","unstructured":"Mayuzumi S, Wang J, Yamakawa S, et al. Extreme high-performance n- and p-MOSFETs boosted by dual-metal\/high-k gate damascene process using top-cut dual stress liners on (100) substrates. In: IEDM Tech Dig, 2007. 293\u2013296","DOI":"10.1109\/IEDM.2007.4418926"},{"key":"4224_CR51","doi-asserted-by":"crossref","unstructured":"Kang C, Choi R, Song S, et al. A novel electrode-induced strain engineering for high performance SOI FinFET utilizing Si (110) channel for both N and PMOSFETs. In: IEDM Tech Dig, 2006. 885\u2013888","DOI":"10.1109\/IEDM.2006.346924"},{"key":"4224_CR52","doi-asserted-by":"crossref","unstructured":"Cai M, Greene B, Strane J, et al. Extending dual stress liner process to high performance 32 nm node SOI CMOS manufacturing. In: EEE SOI Conf, 2008. 17\u201318","DOI":"10.1109\/SOI.2008.4656273"},{"key":"4224_CR53","doi-asserted-by":"crossref","unstructured":"Khater M, Cai J, Dennard R, et al. FDSOI CMOS with dielectrically-isolated back gates and 30 nm LG high-k\/metal gate. In: Symp VLSI Tech Dig, 2010. 43\u201344","DOI":"10.1109\/VLSIT.2010.5556125"},{"key":"4224_CR54","doi-asserted-by":"crossref","unstructured":"Verheyen P, Collaert N, Rooyackers R, et al. 25% drive current improvement for p-type multiple gate FET (MuGFET) devices by the introduction of recessed Si0.8Ge0.2 in the source and drain regions. In: Symp VLSI Tech Dig, 2005. 194\u2013195","DOI":"10.1109\/.2005.1469264"},{"key":"4224_CR55","doi-asserted-by":"crossref","unstructured":"Liow T, Tan K, Lee R, et al. Strained n-channel FinFETs with 25 nm gate length and silicon-carbon source\/drain regions for performance enhancement. In: Symp VLSI Tech Dig, 2006. 55\u201356","DOI":"10.1109\/VLSIT.2006.1705214"},{"key":"4224_CR56","unstructured":"Shin K, Chui C, King T. Dual stress capping layer enhancement study for hybrid orientation FinFET CMOS technology. In: IEDM Tech Dig, 2005. 988\u2013991"},{"key":"4224_CR57","doi-asserted-by":"crossref","unstructured":"Cheng K, Khakifirooz A, Kulkarni P, et al. Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applications. In: IEDM Tech Dig, 2009. 49\u201352","DOI":"10.1109\/IEDM.2009.5424422"},{"key":"4224_CR58","doi-asserted-by":"crossref","unstructured":"Hashemi P, Gomez L, Canonico M, et al. Electron transport in gate-all-around uniaxial tensile strained-Si nanowire n-MOSFETs. In: IEDM Tech Dig, 2008. 865\u2013868","DOI":"10.1109\/IEDM.2008.4796835"},{"key":"4224_CR59","doi-asserted-by":"crossref","unstructured":"Li M, Yeo K, Yeoh Y, et al. Experimental investigation on superior PMOS performance of uniaxial strained \u2329110\u232a silicon nanowire channel by embedded SiGe source\/drain. In: IEDM Tech Dig, 2007. 899\u2013902","DOI":"10.1109\/IEDM.2007.4419095"},{"key":"4224_CR60","doi-asserted-by":"crossref","unstructured":"Kobabyashi M, Mitard J, Irisawa T, et al. Experimental demonstration of high source velocity and its enhancement by uniaxial stress in Ge PFETs. In: Symp. VLSI Tech Dig, 2010. 215\u2013216","DOI":"10.1109\/VLSIT.2010.5556233"},{"key":"4224_CR61","doi-asserted-by":"crossref","unstructured":"Nainani A, Raghunathan S, Witte D, et al. Engineering of strained III-V heterostructures for high hole mobility. In: IEDM Tech Dig, 2009. 857\u2013860","DOI":"10.1109\/IEDM.2009.5424267"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4224-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-011-4224-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4224-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T10:51:08Z","timestamp":1741171868000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-011-4224-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":61,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2011,5]]}},"alternative-id":["4224"],"URL":"https:\/\/doi.org\/10.1007\/s11432-011-4224-9","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}