{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T15:58:36Z","timestamp":1781798316264,"version":"3.54.5"},"reference-count":78,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1007\/s11432-011-4226-7","type":"journal-article","created":{"date-parts":[[2011,5,4]],"date-time":"2011-05-04T05:44:07Z","timestamp":1304487847000},"page":"1012-1025","source":"Crossref","is-referenced-by-count":45,"title":["3D integration review"],"prefix":"10.1007","volume":"54","author":[{"given":"Mukta G.","family":"Farooq","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Subramanian S.","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2011,5,5]]},"reference":[{"key":"4226_CR1","unstructured":"Morgan T P. IBM\u2019s zEnterprise 196 CPU: Cache is king-the fastest CPU in the world. http:\/\/www.theregister.co.uk\/2010\/07\/23\/ibmz196mainframeprocessor\/"},{"key":"4226_CR2","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1109\/MDT.2005.138","volume":"22","author":"A. Zeng","year":"2005","unstructured":"Zeng A, Lu J, Rose K, et al. First order performance prediction of cache memory with wafer-level 3D integration. IEEE Des Test Comput, 2005, 22: 548\u2013555","journal-title":"IEEE Des Test Comput"},{"key":"4226_CR3","doi-asserted-by":"crossref","unstructured":"Black B, Annavaram M, Brekelbaum N, et al. Die stacking (3D) microarchitecture. In: The 39th Annual IEEE\/ACM Int\u2019l Symposium on Microarchitecture, 2006. 469\u2013479","DOI":"10.1109\/MICRO.2006.18"},{"key":"4226_CR4","doi-asserted-by":"crossref","unstructured":"Peltola T, Mansikkamaki P, Ristolainen E O. 3D integration of electronics and mechanics. In: Proc. of the Int\u2019l Symposium on Advanced Packaging Materials, 2005. 5\u20138","DOI":"10.1109\/ISAPM.2005.1432035"},{"key":"4226_CR5","doi-asserted-by":"crossref","unstructured":"Charlet B, Cioccio D, LeDuc P. Enabling technologies for 3D system on chip (SOC) integration and examples of 3D integrated structures. In: Proc. of the IEEE Int\u2019l Conference on Integrated Circuit Design and Technology, 2007. 1","DOI":"10.1109\/ICICDT.2007.4299569"},{"key":"4226_CR6","unstructured":"Yole Development, Market Report, Nov 2007"},{"key":"4226_CR7","doi-asserted-by":"crossref","unstructured":"Bougard B, Marchal P, Benini L, et al. Hot topic-3D integration or how to scale in the 21st century. In: Design, Automation and Test, 2008. 1516","DOI":"10.1109\/DATE.2008.4484889"},{"key":"4226_CR8","doi-asserted-by":"crossref","unstructured":"Sadaka M, Radu I, DiCioccio L. 3D integration-advantages, enabling technologies & applications. In: Proc. of the IEEE Int\u2019l Conference on IC Design and Technology, 2010. 106\u2013109","DOI":"10.1109\/ICICDT.2010.5510283"},{"key":"4226_CR9","doi-asserted-by":"crossref","unstructured":"Choudhury D. 3D integration technologies for emerging Microsystems. In: Proceedings of the IMS, 2010","DOI":"10.1109\/MWSYM.2010.5517728"},{"key":"4226_CR10","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1147\/JRD.2008.5388565","volume":"52","author":"S. Koester","year":"2008","unstructured":"Koester S, Young A M, Yu R R, et al. Wafer-level 3D integration technology. Special Issue of IBM J Res Dev, 2008, 52: 583\u2013597","journal-title":"Special Issue of IBM J Res Dev"},{"key":"4226_CR11","doi-asserted-by":"crossref","unstructured":"Ohba T. 3D large scale integration technology using wafer on wafer (WOW) stacking. In: Proc of the IEEE Int\u2019l Interconnect Technology Conference, 2009","DOI":"10.1109\/IITC.2010.5510747"},{"key":"4226_CR12","doi-asserted-by":"crossref","unstructured":"Topol A W, LaTulipe D C, Shi L, et al. Enabling SOI-based assembly technology for 3D integrated circuits (ICs). In: Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, 2005. 352\u2013355","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"4226_CR13","doi-asserted-by":"crossref","unstructured":"Iyer S S, Auberton-Herve A J. Silicon wafer bonding technoloy for VLSI and MEMS applications. In: EMIS Processing Series 1, INSPEC, 2002","DOI":"10.1049\/PBEP001E"},{"key":"4226_CR14","unstructured":"Ziptronix, Inc. ZiBond direct wafer bonding technology. see http:\/\/www.ziptronix.com\/techo\/zibond.html"},{"key":"4226_CR15","unstructured":"University of Texas at Arlington, Automation and Robotics Research Institute, http:\/\/arri.uta.edu\/micromanufacturing\/micropackaging\/3Dpackaging.html"},{"key":"4226_CR16","doi-asserted-by":"crossref","unstructured":"Williams G, O\u2019Hara P, Moore J, et al. A review of wafer bonding materials and characterizations to enable wafer thinning, backside processing, and laser dicing. In: Proceedings of the IEEE Electronic Components and Technology Conference, 2009","DOI":"10.1109\/3DIC.2009.5306571"},{"key":"4226_CR17","doi-asserted-by":"crossref","unstructured":"Huyghebaert C, Van Olmen J, Civale Y, et al. Cu to Cu interconnect using 3D TSV and wafer to wafer thermocompression bonding. In: Proc. of the IEEE Int\u2019l Interconnect Technology Conference, 2010. 1\u20133","DOI":"10.1109\/IITC.2010.5510444"},{"key":"4226_CR18","unstructured":"Webb R. Temporary bonding enables new processes requiring ultra-thin wafers. In: Solid State Technology, www.solidstate.com , February 2010"},{"key":"4226_CR19","doi-asserted-by":"crossref","unstructured":"Bieck F, Spiller S, Molina F, et al. Carrierles design for handling and processing of ultrathin wafers. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 316\u2013322","DOI":"10.1109\/ECTC.2010.5490953"},{"key":"4226_CR20","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1147\/JRD.2008.5388567","volume":"52","author":"K. Sakuma","year":"2008","unstructured":"Sakuma K, Andry P S, Tsang C K, et al. 3D chip-stacking technology with TSV\u2019s and low-volume lead-free interconnections. Special Issue of IBM J Res Dev, 2008, 52: 611\u2013621","journal-title":"Special Issue of IBM J Res Dev"},{"key":"4226_CR21","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1147\/JRD.2008.5388560","volume":"52","author":"B. Dang","year":"2008","unstructured":"Dang B, Wright S L, Andry P S, et al. 3D chip stacking with C4 technology. Special Issue of IBM J Res Dev, 2008, 52: 599\u2013609","journal-title":"Special Issue of IBM J Res Dev"},{"key":"4226_CR22","doi-asserted-by":"crossref","unstructured":"Van Olmen J, Coenen J, Dehaene W, et al. 3D stacked IC demonstrator using hybrid collective die-to-wafer bonding with copper TSV. In: Proceedings of the IEEE Electronic Components and Technology Conference, 2009","DOI":"10.1109\/3DIC.2009.5306600"},{"key":"4226_CR23","doi-asserted-by":"crossref","unstructured":"Leduc P, Assous M, DiCioccio L, et al. First integration of Cu TSV using die-to-wafer direct bonding and planarization. In: Proceedings of the IEEE Electronic Components and Technology Conference, 2009","DOI":"10.1109\/3DIC.2009.5306602"},{"key":"4226_CR24","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1147\/JRD.2008.5388558","volume":"52","author":"P. S. Andry","year":"2008","unstructured":"Andry P S, Tsang C K, Webb B C, et al. Fabrication and characterization of robust TSVs for silicon-carrier applications. Special Issue of IBM J Res Dev, 2008, 52: 571\u2013581","journal-title":"Special Issue of IBM J Res Dev"},{"key":"4226_CR25","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1147\/JRD.2008.5388563","volume":"52","author":"A. J. Joseph","year":"2008","unstructured":"Joseph A J, Gillis J D, Doherty M, et al. TSV\u2019s enable next-generation SiGe power amplifiers for wireless communications. Special Issue of IBM J Res Dev, 2008, 52: 635\u2013648","journal-title":"Special Issue of IBM J Res Dev"},{"key":"4226_CR26","doi-asserted-by":"crossref","unstructured":"Katti G, Mercha A, Van Olmen J, et al. 3D stacked ICs using Cu TSVs and die to wafer collective bonding. In: Proc. of the IEEE Int\u2019l Electron Devices Meeting, 2009. 1\u20134","DOI":"10.1109\/IEDM.2009.5424351"},{"key":"4226_CR27","doi-asserted-by":"crossref","unstructured":"Alapati R, Travaly Y, Van Olemn J, et al. TSV metrology and inspection challenges. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306573"},{"key":"4226_CR28","doi-asserted-by":"crossref","unstructured":"Buchanan K, Burgess S, Giles K, et al. Etch, dielectrics and metal barrier-seed for low temperature TSV processing. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306552"},{"key":"4226_CR29","doi-asserted-by":"crossref","unstructured":"Yoon S W, Yang D W, Koo J H, et al. 3D TSV processes and its assembly\/packaging technology. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306535"},{"key":"4226_CR30","doi-asserted-by":"crossref","unstructured":"Teh W H, Caramto R, Arkalgud S, et al. Magnetically-enhanced capacitively-coupled plasma etching for 300 mm waferscale fabrication of Cu TSV\u2019s for 3D logic integration. In: Proc. of the IEEE Int\u2019l Interconnect Technology Conference, 2009. 53\u201355","DOI":"10.1109\/IITC.2009.5090338"},{"key":"4226_CR31","doi-asserted-by":"crossref","unstructured":"Kaiho Y, Ohara Y, Takeshita H, et al. 3D integration technology for 3D stacked retinal chip. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306564"},{"key":"4226_CR32","doi-asserted-by":"crossref","unstructured":"Dukovic J, Ramaswami S, Pamarthy S, et al. TSV technology for 3D integration. In: IEEE Memory Workshop, 2010. 1\u20132","DOI":"10.1109\/IMW.2010.5488399"},{"key":"4226_CR33","doi-asserted-by":"crossref","unstructured":"Li H Y, Liao E, Pang X F, et al. Fast electroplating TSV process development for the via-last approach. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 777\u2013780","DOI":"10.1109\/ECTC.2010.5490740"},{"key":"4226_CR34","doi-asserted-by":"crossref","unstructured":"Chua T T, Ho S W, Li H Y, et al. 3D interconnection process development and integration with low stress TSV. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 798\u2013802","DOI":"10.1109\/ECTC.2010.5490728"},{"key":"4226_CR35","doi-asserted-by":"crossref","unstructured":"LimB O, Choi K S, Eom Y S, et al. Optimized TSV process using bottoms-up electroplating without wafer cracks. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1642\u20131646","DOI":"10.1109\/ECTC.2010.5490762"},{"key":"4226_CR36","doi-asserted-by":"crossref","unstructured":"Xie B, Shi X Q, Chung C H, et al. Novel sequential electro-chemical and thermo-mechanical simulation methodology for annular TSV design. 3D TSV processes and its assembly\/Packaging technology. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1166\u20131172","DOI":"10.1109\/ECTC.2010.5490849"},{"key":"4226_CR37","doi-asserted-by":"crossref","unstructured":"Malta D, Gregory C, Temple D, et al. Integrated process for defect-free copper plating and chemical-mechanical polishing of TSV\u2019s for 3D development. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1769\u20131775","DOI":"10.1109\/ECTC.2010.5490731"},{"key":"4226_CR38","doi-asserted-by":"crossref","unstructured":"Inoue F, Yokoyama T, Miyake H, et al. Conformal deposition of electroless barrier and seed layers. In: Proc. of the IEEE Int\u2019l Interconnect Technology Conference, 2010. 1\u20132","DOI":"10.1109\/IITC.2010.5510734"},{"key":"4226_CR39","doi-asserted-by":"crossref","unstructured":"Archard D, Giles K, Price A, et al. Low temperature PECVD of dielectric films for TSV applications. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 764\u2013768","DOI":"10.1109\/ECTC.2010.5490746"},{"key":"4226_CR40","doi-asserted-by":"crossref","unstructured":"Kawano M, Takahashi N, Komuro M, et al. Low-cost TSV process using electroless Ni plating for 3D stacked DRAM. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1094\u20131099","DOI":"10.1109\/ECTC.2010.5490838"},{"key":"4226_CR41","doi-asserted-by":"crossref","unstructured":"Bouchoucha M, Chausse P, Henry D, et al. Process solutions and polymer materials for 3D-WLP TSV filling. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1696\u20131698","DOI":"10.1109\/ECTC.2010.5490748"},{"key":"4226_CR42","doi-asserted-by":"crossref","unstructured":"Huyghebaert C, Van Olmen J, Chukwadi O, et al. Enabling 10 \u03bcm pitch hybrid Cu-Cu IC stacking with TSVs. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1083\u20131087","DOI":"10.1109\/ECTC.2010.5490836"},{"key":"4226_CR43","doi-asserted-by":"crossref","first-page":"2229","DOI":"10.1116\/1.1515910","volume":"20","author":"C. J. D. Craigie","year":"2002","unstructured":"Craigie C J D, Sheehan T, Johnson V N, et al. Polymer thickness effects on Bosch etch profiles. Vac Sci Technol B, 2002, 20: 2229\u20132232","journal-title":"Vac Sci Technol B"},{"key":"4226_CR44","doi-asserted-by":"crossref","first-page":"1878","DOI":"10.1116\/1.1501583","volume":"20","author":"K. W. Kok","year":"2002","unstructured":"Kok K W, Yoo WJ, Sooriakumar K, et al. Investigation of in situ trench etching process and Bosch process for fabricating high-aspect-ration beams for micromechanical systems. J Vac Sci Tech B: Microelectron Nanometer Structures, 2002, 20: 1878\u20131883","journal-title":"J Vac Sci Tech B: Microelectron Nanometer Structures"},{"key":"4226_CR45","unstructured":"Volant R, Farooq M G. Coaxial TSV for 3D applications with polyimide dielectric. In: Symposium on Polymers for Microelectronics Conference, 2010"},{"key":"4226_CR46","doi-asserted-by":"crossref","unstructured":"Okoro C, Yang Y, Vandevelde B, et al. Extraction of the appropriate material property for realistic modeling of TSVs using \u03bc-Raman spectroscopy. In: Proc. of the IEEE Int\u2019l Interconnect Technology Conference, 2008. 16\u201318","DOI":"10.1109\/IITC.2008.4546912"},{"key":"4226_CR47","doi-asserted-by":"crossref","unstructured":"Mercha A, Redolfi A, Stucchi M, et al. Impact of thinning and TSV proximity on high-k\/metal gate first CMOS performance. In: Proc. of the IEEE VLSI Technology Conference, 2010. 109\u2013110","DOI":"10.1109\/VLSIT.2010.5556190"},{"key":"4226_CR48","doi-asserted-by":"crossref","unstructured":"Khan N, Alam S M, Hassoun S. TSV-induced noise characterization and noise mitigation using coaxial TSVs. In: Proceedings of the IEEE Electronic Components and Technology Conference, 2009","DOI":"10.1109\/3DIC.2009.5306579"},{"key":"4226_CR49","doi-asserted-by":"crossref","unstructured":"Yang Y, Katti G, Labie R, et al. Electrical evaluation of 130-nm MOSFETs with TSV proximity in 3D-SIC structure. In: Proc. of the IEEE Int\u2019l Interconnect Technology Conference, 2010. 1\u20133","DOI":"10.1109\/IITC.2010.5510710"},{"key":"4226_CR50","doi-asserted-by":"crossref","unstructured":"Okoro C, Gonzales M, Vandevelde B, et al. Prediction of the influence of induced stresses in silicon on CMOS Performance in a Cu-through-via interconnect technolog. In: Proc. of the IEEE Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems, 2007. 1\u20137","DOI":"10.1109\/ESIME.2007.360030"},{"key":"4226_CR51","doi-asserted-by":"crossref","unstructured":"Ohara Y, Noriki A, Sakuma K, et al. 10 m fine pitch Cu\/Sn micro-bumps for 3-D super-chip Stack. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306532"},{"key":"4226_CR52","doi-asserted-by":"crossref","unstructured":"Wright S L, Polastre R, Gan H, et al. Characterization of micro-bump C4 interconnects for Si-carrier SOP applications. In: Proceedings of the IEEE Electronic Components and Technology Conference, 2009. 633\u2013640","DOI":"10.1109\/ECTC.2006.1645716"},{"key":"4226_CR53","doi-asserted-by":"crossref","unstructured":"Yoon S W, Ku J H, Suthiwongsunthorn N, et al. Fabrication and packaging of microbump interconnections for 3D TSV. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306554"},{"key":"4226_CR54","doi-asserted-by":"crossref","unstructured":"Horibe A, Yamada F. Advanced 3D chip stack process for thin dies with fine pitch bumps using pre-applied inter chip fill. In: IEEE 3D System Conference, 2009","DOI":"10.1109\/3DIC.2009.5306555"},{"key":"4226_CR55","doi-asserted-by":"crossref","unstructured":"Agarwal R, Zheng W, Limaye P, et al. Cu\/Sn microbumps interconnect for 3D TSV chip stacking. In: Proceedings of the IEEE Electronic Components and Technology Conference, 2010. 858\u2013863","DOI":"10.1109\/ECTC.2010.5490698"},{"key":"4226_CR56","doi-asserted-by":"crossref","first-page":"623","DOI":"10.1147\/JRD.2008.5388568","volume":"52","author":"S. M. Sri-Jayantha","year":"2008","unstructured":"Sri-Jayantha S M, McVicker G, Bernstein K, et al. Thermomechanical modeling of 3D electronic packages. Special Issue of IBM J Res Dev, 2008, 52: 623\u2013634","journal-title":"Special Issue of IBM J Res Dev"},{"key":"4226_CR57","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1147\/JRD.2008.5388561","volume":"52","author":"P. G. Emma","year":"2008","unstructured":"Emma P G, Kursun E. Is 3D chip technology the next growth engine for performance improvement? Special Issue of IBM J Res Dev, 2008, 52: 541\u2013552","journal-title":"Special Issue of IBM J Res Dev"},{"key":"4226_CR58","doi-asserted-by":"crossref","unstructured":"Chen A, Song B, Wang X, et al. Thermo-mechanical reliability analysis of 3D stacked-die packaging with TSV. In: IEEE 11th Int\u2019l Conference on Electronic Packaging Technology & High Density Packaging, 2010. 102\u2013107","DOI":"10.1109\/ICEPT.2010.5582479"},{"key":"4226_CR59","doi-asserted-by":"crossref","unstructured":"Amagai M, Suzuki Y. TSV stress and modeling. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1273\u20131280","DOI":"10.1109\/ECTC.2010.5490650"},{"key":"4226_CR60","doi-asserted-by":"crossref","unstructured":"Lu K H, Ryu S K, Zhao Q, et al. Thermal stress induced delamination of TSVs in 3D interconnects. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 40\u201345","DOI":"10.1109\/ECTC.2010.5490883"},{"key":"4226_CR61","doi-asserted-by":"crossref","unstructured":"Sunohara M, Sakaguchi H, Takano A, et al. Studies on electrical performance and thermal stress of a silicon interposer with TSVs. In: Proceedings of the IEEE Electronic Components and Technology Conference, 2010. 1088\u20131093","DOI":"10.1109\/ECTC.2010.5490837"},{"key":"4226_CR62","doi-asserted-by":"crossref","unstructured":"Pang X F, Chua T T, Li H Y, et al. Characterization and management of wafer stress for various pattern Densities in 3D integration technology. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 1866\u20131869","DOI":"10.1109\/ECTC.2010.5490707"},{"key":"4226_CR63","doi-asserted-by":"crossref","unstructured":"Trigg A D, Yu L H, Zhang X, et al. Design and fabrication of a reliability test chip for 3D-TSV. In: Proc. of the IEEE Electronic Components and Technology Conference, 2010. 79\u201383","DOI":"10.1109\/ECTC.2010.5490889"},{"key":"4226_CR64","first-page":"669009-1","volume":"6690","author":"V. Suntharalingam","year":"2007","unstructured":"Suntharalingam V, Rathman D, Prigozhin G, et al. Back-illuminated three-dimensionally integrated CMOS image sensors for scientific applications. In: Proc of SPIE Vol. 6690, 2007. 669009-1\u2013669009-9","journal-title":"Proc of SPIE"},{"key":"4226_CR65","unstructured":"Gupta S, Hilbert M, Hong S, et al. Techniques for producing 3D ICs with high-density interconnect. In: VLSI Multi-Level Interconnection Conference, 2004"},{"key":"4226_CR66","unstructured":"Patti R. Lessons learned in the quest for 3D products. In: IMAPS Global Business Council, March 2009"},{"key":"4226_CR67","unstructured":"Garrou P. Insights from the leading edge. www.electroiq.com\/index\/packaging , October 2010"},{"key":"4226_CR68","unstructured":"Yole Development Market Report. Advanced Packaging: 3D IC and TSV Interconnects 2010"},{"key":"4226_CR69","unstructured":"Elpida, PTI, and UMC partner on 3D IC integration development for Advanced technologies including 28 nm. www.elpida.com , June 2010"},{"key":"4226_CR70","unstructured":"Samsung develops 3D memory package that greatly improves performance using less space. www.samsung.com , April 2006"},{"key":"4226_CR71","unstructured":"Sematech\u2019s 3D interconnect program. www.sematech.org , 2010"},{"key":"4226_CR72","doi-asserted-by":"crossref","unstructured":"Jiang T, Shijian L. 3D integration-present and future. In: Proc. of the IEEE Electronic Components and Technology Conference, 2008. 373\u2013378","DOI":"10.1109\/EPTC.2008.4763463"},{"key":"4226_CR73","unstructured":"IBM work on 3D chip stacking will take Moore\u2019s Law to 2025. www.nextbigfuture.com , March 2010"},{"key":"4226_CR74","unstructured":"Toshiba Eyes 3D memory chips with new factory investment. www.pcworld.com , May 2010"},{"key":"4226_CR75","unstructured":"Kujala K. Memory stacking to TSV? In: Semicon, Taiwan, 2010"},{"key":"4226_CR76","doi-asserted-by":"crossref","unstructured":"Mirkarimi L, Huynh M, Savalia P, et al. 3D interconnects for dense die stack packages. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306574"},{"key":"4226_CR77","doi-asserted-by":"crossref","unstructured":"Fritzsch T, Mrobko R, Baumgartner T, et al. 3D thin chip integration technology-from technology development to application. In: IEEE 3D System Integration Conference, 2009","DOI":"10.1109\/3DIC.2009.5306578"},{"key":"4226_CR78","doi-asserted-by":"crossref","unstructured":"Kang U, Chung H J, Heo S, et al. 8 Gb 3D DDR3 DRAM using through-silicon-via technology. In: IEEE ISSCC, 2009. 130\u2013131, 131a","DOI":"10.1109\/JSSC.2009.2034408"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4226-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-011-4226-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4226-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T10:51:15Z","timestamp":1741171875000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-011-4226-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":78,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2011,5]]}},"alternative-id":["4226"],"URL":"https:\/\/doi.org\/10.1007\/s11432-011-4226-7","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}