{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T05:14:13Z","timestamp":1741238053260,"version":"3.38.0"},"reference-count":74,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1007\/s11432-011-4231-x","type":"journal-article","created":{"date-parts":[[2011,5,4]],"date-time":"2011-05-04T05:44:07Z","timestamp":1304487847000},"page":"990-1003","source":"Crossref","is-referenced-by-count":3,"title":["Ultra-thin films and multigate devices architectures for future CMOS scaling"],"prefix":"10.1007","volume":"54","author":[{"given":"Simon","family":"Deleonibus","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,5,5]]},"reference":[{"key":"4231_CR1","unstructured":"ITRS. International Technology Roadmap of Semiconductors, 2009 ed. http:\/\/www.Itrs.net"},{"key":"4231_CR2","unstructured":"Iwai H. Future semiconductor manufacturing: challenges and Opportunities. In: IEDM, San Francisco, 2004. 11\u201314"},{"key":"4231_CR3","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/55.830972","volume":"21","author":"S. Deleonibus","year":"2000","unstructured":"Deleonibus S, Caillat C, Guegan G, et al. A 20-nm physical gate length NMOSFET featuring 1.2 nm gate oxide, shallow implanted source and drain and bf2 pockets. IEEE Electron Dev Lett, 2000, 21: 173\u2013175","journal-title":"IEEE Electron Dev Lett"},{"key":"4231_CR4","doi-asserted-by":"crossref","first-page":"505","DOI":"10.1016\/j.sse.2003.09.026","volume":"48","author":"G. Bertrand","year":"2004","unstructured":"Bertrand G, Deleonibus S, Previtali B. et al. Towards the limits of conventional MOSFETs: case of sub 30 nm NMOS devices. Solid State Electron, 2004, 48: 505\u2013509","journal-title":"Solid State Electron"},{"key":"4231_CR5","doi-asserted-by":"crossref","first-page":"4879","DOI":"10.1063\/1.357263","volume":"76","author":"K. Natori","year":"1994","unstructured":"Natori K. Ballistic metal-oxide-semiconductor field effect transistor. J Appl Phys, 1994, 76: 4879\u20134890","journal-title":"J Appl Phys"},{"key":"4231_CR6","doi-asserted-by":"crossref","first-page":"232","DOI":"10.1109\/16.817590","volume":"47","author":"F. Assad","year":"2000","unstructured":"Assad F, Ren Z, Vasileska D, et al. On the performance limits for Si MOSFET\u2019s:A theoretical study. IEEE Trans Electron Dev, 2000, 47: 232\u2013240","journal-title":"IEEE Trans Electron Dev"},{"key":"4231_CR7","doi-asserted-by":"crossref","unstructured":"Barral V, Poiroux T, Andrieu F, et al. Strained FDSOI CMOS technology scalability down to 2.5 nm film thickness and 18nm gate length with a TiN\/HfO2 gate stack. In: IEDM, Washington, 2007. 61\u201364","DOI":"10.1109\/IEDM.2007.4418863"},{"key":"4231_CR8","doi-asserted-by":"crossref","first-page":"420","DOI":"10.1109\/TED.2008.2011682","volume":"56","author":"V. Barral","year":"2009","unstructured":"Barral V, Poiroux T, Munteanu D, et al. Experimental investigation on the quasi-ballistic transport: part II-backscattering coefficient extraction and link with the mobility. IEEE Trans Electron Dev, 2009, 56: 420\u2013430","journal-title":"IEEE Trans Electron Dev"},{"key":"4231_CR9","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1109\/TED.2008.2011681","volume":"56","author":"V. Barral","year":"2009","unstructured":"Barral V, Poiroux T, Saint-Martin J, et al. Experimental investigation on the quasi-ballistic transport: part I-determination of a new backscattering coefficient extraction methodology. IEEE Trans Electron Dev, 2009, 56: 408\u2013419","journal-title":"IEEE Trans Electron Dev"},{"key":"4231_CR10","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1016\/0038-1101(61)90054-5","volume":"2","author":"W. Schockley","year":"1961","unstructured":"Schockley W. Problems related to p \u2212 n junctions in silicon. Solid-State Electron, 1961, 2: 35\u201360; IN9\u2013IN10, 61\u201367","journal-title":"Solid-State Electron"},{"key":"4231_CR11","doi-asserted-by":"crossref","DOI":"10.1142\/9789814241298","volume-title":"Electronic Devices Architectures for the NANO-CMOS Era","author":"S. Deleonibus","year":"2008","unstructured":"Deleonibus S. Electronic Devices Architectures for the NANO-CMOS Era. Singapore: PanStanford Publish, 2008. http:\/\/www.ioffe.ru\/SVA\/NSM\/Semicond\/"},{"key":"4231_CR12","doi-asserted-by":"crossref","first-page":"710","DOI":"10.1109\/16.661232","volume":"4","author":"T. Ohguro","year":"1998","unstructured":"Ohguro T, Sugiyama N, Imai S, et al. High performance SOI DTMOS using a retrograde base with a low impurity surface channel. IEEE Trans Electron Dev, 1998, 4: 710\u2013716","journal-title":"IEEE Trans Electron Dev"},{"key":"4231_CR13","unstructured":"Emst T, Ducroquet F, Hartmann J M, et al. A new Si:C epitaxial channel nMOSFET architecture with improved drivability and short-channel characteristics. In: VLSI Tech Symp, Kyoto, 2003. 51\u201352"},{"key":"4231_CR14","unstructured":"Weber O, Andrieu F, Cass\u00e9 M, et al. Experimental determination of mobility scattering mechanisms in Si\/HfO2\/TiN and SiGe:C\/HfO2\/TiN surface channel n- and p-MOSFETs. In: IEDM, San Francisco, 2004. 687\u2013670"},{"key":"4231_CR15","unstructured":"Weber O, Ducroquet F, Emst T, et al. 55 nm high mobility SiGe(:C) pMOSFETs with HfOz gate dielectric and TiN metal gate for advanced CMOS. In: VLSI Tech Symp, Honolulu, 2004, 42\u201343"},{"key":"4231_CR16","unstructured":"Lee M L, Fitzgerald E A. Optimized strained Si\/strained Ge dual-channel heterostructures for high mobility P- and N-MOSFETs. In: IEDM, Washington, 2003. 429\u2013432"},{"key":"4231_CR17","doi-asserted-by":"crossref","unstructured":"Weber O, Bogumilowicz Y, Ernst T, et al. Strained Si and Ge MOSFETs with high-k\/metal gate stack for high mobility dual channel CMOS. In: IEDM, Washington, 2005. 137\u2013140","DOI":"10.1109\/IEDM.2005.1609288"},{"key":"4231_CR18","doi-asserted-by":"crossref","unstructured":"Pelloie J L, Auberton-Herv\u00e9 A J, Raynaud C, et al. SOI technology performance and modeling. In: ISSCC, San Francisco, 1999. 428","DOI":"10.1109\/ISSCC.1999.759338"},{"key":"4231_CR19","unstructured":"Lolivier J, Deleonibus S, Balestra F. Threshold voltage quantum simulations for ultra-thin silicon-on-insulator transistors. In: ECS Spring 2003 Proc, Paris, 2003. 379"},{"key":"4231_CR20","unstructured":"Suk S D, Li M, Yeoh Y Y. Characteristics of sub 5nm Tri-gate nanowire MOSFETs with single and poly Si channels in SOI structure. In: VLSI Tech Symp, Kyoto, 2009. 142"},{"key":"4231_CR21","doi-asserted-by":"crossref","unstructured":"Doris B, Ieong M, Kanarsky T, et al. Extreme Scaling with Ultra-Thin Si Channel MOSFETs. In: IEDM 2002 Tech Digest, San Francisco, 2002. 267\u2013270","DOI":"10.1109\/IEDM.2002.1175829"},{"key":"4231_CR22","unstructured":"Hutin L, Vinet M, Poiroux T, et al. Dual metallic source and drain integration on planar single and double gate SOI CMOS down to 20 nm: performance and scalability assessment. In: IEDM, 2009. 45\u201348"},{"key":"4231_CR23","doi-asserted-by":"crossref","unstructured":"Fenouillet-Beranger C, Denorme S, Icard B, et al. Fully-depleted SOI technology using high-k and single-metal gate for 32nm node LSTP applications featuring 0.179 \u03bcm2 6T-SRAM Bitcell. In: IEDM, Washington, 2007. 267\u2013230","DOI":"10.1109\/IEDM.2007.4418919"},{"key":"4231_CR24","doi-asserted-by":"crossref","unstructured":"Weber O, Faynot O, Andrieu F, et al. High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding. In: IEDM, San Francisco, 2008. 176\u2013179","DOI":"10.1109\/IEDM.2008.4796663"},{"key":"4231_CR25","doi-asserted-by":"crossref","unstructured":"Fenouillet-Beranger C, Thomas O, Perreau P, et al. Efficient multi-VT FDSOI technology with UTBOX for low power circuit Design. In: VLSI Tech Symp, 2010. 65\u201366","DOI":"10.1109\/VLSIT.2010.5556118"},{"key":"4231_CR26","doi-asserted-by":"crossref","unstructured":"Weber O, Andrieu F, Mazurier J, et al. Work-function engineering in gate first technology for multi-VT dual-gate FDSOI CMOS on UTBOX. In: Electron Devices Meeting 2010, San Francisco, 2010. 59\u201361","DOI":"10.1109\/IEDM.2010.5703289"},{"key":"4231_CR27","unstructured":"Faynot O, Andrieu F, Weber O, et al. Planar fully depleted SOI technology: a powerful architecture for the 20nm node and beyond. In: Electron Devices Meeting 2010, San Francisco, 2010. 50\u201353"},{"key":"4231_CR28","doi-asserted-by":"crossref","unstructured":"Andrieu F, Weber O, Mazurier J, et al. Low leakage and low variability ultra-thin body and buried oxide (UT2B) SOI technology for 20 nm low power CMOS and beyond. In: VLSI Tech Symp2010, Honolulu, 2010. 57\u201358","DOI":"10.1109\/VLSIT.2010.5556122"},{"key":"4231_CR29","unstructured":"Andrieu F, Ernst T, Faynot O, et al. Co-integrated dual strained channels on fully depleted sSDOI CMOSFETs with HfO2\/TiN gate stack down to 15 nm gate length. In: IEEE Intern SOI Conf, Honolulu, 2005. 223\u2013225"},{"key":"4231_CR30","doi-asserted-by":"crossref","unstructured":"Andrieu F, Ernst T, Lime F, et al. Experimental and comparative investigation of low and high field transport in substrate- and process-induced strained nanoscaled MOSFETs. In: VLSI Tech Symp 2005, Kyoto, 2005. 176\u2013177","DOI":"10.1109\/.2005.1469257"},{"key":"4231_CR31","unstructured":"Andrieu F, Dupr\u00e9 C, Rochette F, et al. 25 nm short and narrow strained FDSOI with TiN\/HfO2 gate stack. In: VLSI Tech. Symp., Honolulu, 2006. 168\u2013169"},{"key":"4231_CR32","doi-asserted-by":"crossref","unstructured":"Andrieu F, Faynot O, Rochette F, et al. Impact of mobility boosters (XsSOI, CESL, TiN gate) on the performance of the \u2329100\u232a and \u2329110\u232a oriented cMOSFETs for the 32 nm node. In: VLSI Tech. Symp. 2007, Kyoto, 2007. 50\u201351","DOI":"10.1109\/VLSIT.2007.4339723"},{"key":"4231_CR33","doi-asserted-by":"crossref","unstructured":"Andrieu F, Allain F, Buj-Dufournet C, et al. Additivity between sSOI- and CESL-induced nMOSFETs performance boosts. In: SSDM 2007, Tokyo, 2007. 888\u2013889","DOI":"10.7567\/SSDM.2007.B-9-2"},{"key":"4231_CR34","doi-asserted-by":"crossref","unstructured":"Barral V, Poiroux T, Rochette F, et al. Will strain be useful for the 10 nm quasi-ballistic FDSOI nMOSFET? An experimental study. In: VLSI Tech Symp. 2007, Kyoto, 2007. 128\u2013129","DOI":"10.1109\/VLSIT.2007.4339754"},{"key":"4231_CR35","doi-asserted-by":"crossref","unstructured":"Barral V, Poiroux T, Andrieu F, et al. Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN\/HfO2 gate stack. In: IEDM 2007, Washington, 2007. 61\u201364","DOI":"10.1109\/IEDM.2007.4418863"},{"key":"4231_CR36","doi-asserted-by":"crossref","unstructured":"Wong H S P, Chan K K, Taur Y. Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel. In: IEDM 1997, Washington, 1997. 427\u2013430","DOI":"10.1109\/IEDM.1997.650416"},{"key":"4231_CR37","unstructured":"Yang F L, Chen H Y, Chen F C, et al. 25 nm CMOS omega FETs. In: IEDM 2002, San Francisco, 2002. 255\u2013258"},{"key":"4231_CR38","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1016\/j.mee.2005.04.095","volume":"80","author":"T. Poiroux","year":"2005","unstructured":"Poiroux T, Vinet M, Faynot O, et al. Multigate devices: advantages and challenges. Microelect Eng, 2005, 80: 378\u2013385","journal-title":"Microelect Eng"},{"key":"4231_CR39","unstructured":"Guarini K W, Solomon P M, Zhang Y, et al. Triple-self-aligned, planar double-gate MOSFETs: devices and Circuits. In: IEDM 2001, Washington, 2001. 425\u2013428"},{"key":"4231_CR40","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/LED.2005.846580","volume":"26","author":"M. Vinet","year":"2005","unstructured":"Vinet M, Poiroux T, Widiez J, et al. Bonded planar double-metal-gate NMOS transistors down to 10 nm. IEEE Electron Dev Lett, 2005, 26: 317","journal-title":"IEEE Electron Dev Lett"},{"key":"4231_CR41","doi-asserted-by":"crossref","unstructured":"Vinet M, Poiroux T, Widiez J, et al. Planar double gate CMOS transistors with 40nm metal gate for multipurpose applications. In: SSDM 2004, Tokyo, 2004. 768","DOI":"10.7567\/SSDM.2004.B-10-3"},{"key":"4231_CR42","doi-asserted-by":"crossref","unstructured":"Lolivier J, Widiez J, Vinet M, et al. Experimental comparison between double gate, ground plane and single gate SO1 CMOSFETs. In: ESSDERC 2004, Leuven, 2004. 77\u201380","DOI":"10.1109\/ESSDER.2004.1356492"},{"key":"4231_CR43","unstructured":"Huang X, Lee W C, Kuo C, et al. Sub 50-nm FinFET: PMOS. In: IEDM 1999, Washington, 1999. 67\u201370"},{"key":"4231_CR44","unstructured":"Doyle B, Boyanov B, Datta S, et al. Tri-gate fully-depleted CMOS transistors: fabrication, design and layout. In: VLSI Tech. Symp. 2003, Kyoto, 2003. 133\u2013134"},{"key":"4231_CR45","doi-asserted-by":"crossref","unstructured":"Jahan C, Faynot O, Cass\u00e9 M, et al. \u03a9 FETs transistors with TiN metal gate and HfO2 down to 10 nm. In: VLSI Tech Symp. 2005, Kyoto, 2005. 112\u2013113","DOI":"10.1109\/.2005.1469233"},{"key":"4231_CR46","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/55.936358","volume":"22","author":"J. T. Park","year":"2001","unstructured":"Park J T, Colinge J P, Diaz C H, et al. Pi-gate SOI MOSFET. IEEE Electron Dev Lett, 2001, 22: 405\u2013406","journal-title":"IEEE Electron Dev Lett"},{"key":"4231_CR47","doi-asserted-by":"crossref","unstructured":"Yang F L, Lee D H, Chen H Y, et al. 5nm-gate nanowire FinFET. In: VLSI Tech Symp. 2004, Honolulu, 2004. 196\u2013197","DOI":"10.1109\/VLSIT.2004.1345476"},{"key":"4231_CR48","doi-asserted-by":"crossref","first-page":"1595","DOI":"10.1016\/S0038-1101(02)00111-9","volume":"46","author":"Y. K. Choi","year":"2002","unstructured":"Choi Y K, King T J, Hu C. Spacer FinFET: nanoscale double-gate CMOS technology for the terabit era. Solid State Electron, 2002, 46: 1595\u20131601","journal-title":"Solid State Electron"},{"key":"4231_CR49","doi-asserted-by":"crossref","unstructured":"Lee H, Yu L E, Ryu S W, et al. Sub-5nm all-around gate FinFET for ultimate scaling. In: VLSI Tech Symp. 2006, Honolulu, 2006. 58\u201359","DOI":"10.1109\/VLSIT.2006.1705215"},{"key":"4231_CR50","doi-asserted-by":"crossref","unstructured":"Ernst T, Dupr\u00e9 C, Isheden C, et al. Novel 3D integration process for highly scalable nano-beam stacked-channels GAA (NBG) FinFETs with HfO2\/TiN gate stack. In: IEDM 2006, San Francisco, 2006. 997\u20131000","DOI":"10.1109\/IEDM.2006.346955"},{"key":"4231_CR51","doi-asserted-by":"crossref","unstructured":"Ernst T, Duraffourg L, Dupr\u00e9 C, et al. Novel Si-based nanowire devices: Will they serve ultimate MOSFETs scaling or ultimate hybrid integration? In: IEDM 2008, San Francisco, 2008. 745\u2013748","DOI":"10.1109\/IEDM.2008.4796804"},{"key":"4231_CR52","unstructured":"Yoon E J, Lee S Y, Kim S M, et al. Sub 30 nm multi-bridge-channel MOSFET (MBCFET) with metal gate electrode for ultra high performance application. In: IEDM 2004, San Francisco, 2004. 627\u2013630"},{"key":"4231_CR53","doi-asserted-by":"crossref","unstructured":"Bernard E, Ernst T, Guillaumot B, et al. Novel integration process and performances analysis of low STandby power (LSTP) 3D multi-channel CMOSFET (MCFET) on SOI with metal\/high-k gate stack. In: VLSI Tech Symp. 2008, Honolulu, 2008. 16\u201317","DOI":"10.1109\/VLSIT.2008.4588546"},{"key":"4231_CR54","unstructured":"Dupr\u00e9 C, Hubert A, B\u00e9cu S, et al. 15nm-diameter 3D stacked nanowires with independent gates operation: \u03d5 FET. In: IEDM 2008, San Francisco, 2008. 748\u2013751"},{"key":"4231_CR55","doi-asserted-by":"crossref","unstructured":"Thomas O, Guillaumot B, Ernst T, et al. A power-efficient improved-stability 6T SRAM cell in 45 nm multi-channel FET technology. In: ESSCIRC 2008, Edinburgh, 2008. 150\u2013153","DOI":"10.1109\/ESSDERC.2008.4681721"},{"key":"4231_CR56","doi-asserted-by":"crossref","unstructured":"Tachi K, Casse M, Jang D, et al. Relationship between mobility and high-k interface properties in advanced Si and SiGe nanowires. In: IEDM2009, Baltimore, 2009. 313\u2013316","DOI":"10.1109\/IEDM.2009.5424360"},{"key":"4231_CR57","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/16.19960","volume":"36","author":"K. K. Young","year":"1989","unstructured":"Young K K. Analysis of conduction in fully depleted SO1 MOSFET\u2019s. IEEE Trans Electron Dev, 1989, 36: 504\u2013506","journal-title":"IEEE Trans Electron Dev"},{"key":"4231_CR58","doi-asserted-by":"crossref","first-page":"1704","DOI":"10.1109\/16.141237","volume":"39","author":"R. H. Yan","year":"1992","unstructured":"Yan R H, Ourmazd A, Lee K F. Scaling the Si MOSFET: from bulk to SO1 to bulk. IEEE Trans Electron Dev, 1992, 39: 1704","journal-title":"IEEE Trans Electron Dev"},{"key":"4231_CR59","doi-asserted-by":"crossref","first-page":"2326","DOI":"10.1109\/16.249482","volume":"40","author":"K. Suzuki","year":"1993","unstructured":"Suzuki K, Tanaka T, Tosaka Y, et al. Scaling theory for double-gate SO1 MOSFET\u2019s. IEEE Trans Electron Dev, 1993, 40: 2326\u20132329","journal-title":"IEEE Trans Electron Dev"},{"key":"4231_CR60","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/55.553049","volume":"18","author":"C. P. Auth","year":"1997","unstructured":"Auth C P, Plummer J D. Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET\u2019s. IEEE Electron Dev Lett, 1997, 18: 74\u201376","journal-title":"IEEE Electron Dev Lett"},{"key":"4231_CR61","unstructured":"Rafhay Q, Clerc R, Coignus J, et al. Dark space, quantum capacitance and inversion capacitance in Si, Ge, GaAs and In0.53Ga0.47As nMOS capacitors. In: ULIS 2010, Glasgow, 2010. 50\u201353"},{"key":"4231_CR62","doi-asserted-by":"crossref","unstructured":"Clavelier L, Damlencourt J F, Le Royer C, et al. High hole mobility GeOI pMOSFETs with high-k\/metal gate on Ge condensation wafers. In: IEEE Intern.SOI Conf. 2007, Indian Wells, 2007. 19\u201320","DOI":"10.1109\/SOI.2007.4357832"},{"key":"4231_CR63","doi-asserted-by":"crossref","unstructured":"Hutin L, Cass\u00e9 M, Le Royer C, et al. 20nm Gate Length Trigate pFETs on Strained SGOI for High Performance CMOS VLSI Tech Symp 2010, Honolulu, 2010. 37\u201338","DOI":"10.1109\/VLSIT.2010.5556130"},{"key":"4231_CR64","doi-asserted-by":"crossref","unstructured":"Mayer F, Le Royer C, Damlencourt J F, et al. Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible tunnel FET Performance. In: IEDM 2008, San Francisco, 2008. 163\u2013166","DOI":"10.1109\/IEDM.2008.4796641"},{"key":"4231_CR65","doi-asserted-by":"crossref","unstructured":"Mazellier J P, Widiez J, Andrieu F, et al. First demonstration of heat dissipation improvement in CMOS technology using silicon-on-diamond (SOD) substrates. In: IEEE Int SOI Conf 2009, Foster City, 2009. 141\u2013142","DOI":"10.1109\/SOI.2009.5318735"},{"key":"4231_CR66","unstructured":"Zhang G, Wang X, Li X, et al. Carbon nanotubes: from growth, placement and assembly control to 60 mv\/decade and sub-60 mv\/decade tunnel transistors. In: IEDM 2006, San Francisco, 2006"},{"key":"4231_CR67","doi-asserted-by":"crossref","first-page":"1191","DOI":"10.1126\/science.1125925","volume":"312","author":"C. Berger","year":"2006","unstructured":"Berger C, Song Z, Li X, et al. Electronic confinement and coherence in patterned epitaxial grapheme. Science, 2006, 312: 1191\u20131196","journal-title":"Science"},{"key":"4231_CR68","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1109\/LED.2007.891668","volume":"28","author":"M. C. Lemme","year":"2007","unstructured":"Lemme M C, Echtermeyer T J, Baus M, et al. A Graphene Field-Effect Device. IEEE Electron Dev Lett, 2007, 28: 282\u2013284","journal-title":"IEEE Electron Dev Lett"},{"key":"4231_CR69","doi-asserted-by":"crossref","unstructured":"Nishitami-Gamo N, Yasu E, Xiao C, et al. Sulfur doped homoepitaxial (001) diamond with n-type semiconductive properties. Diam Relat Mater, 20009: 941","DOI":"10.1016\/S0925-9635(00)00218-1"},{"key":"4231_CR70","doi-asserted-by":"crossref","first-page":"807","DOI":"10.1016\/S0008-6223(98)00275-9","volume":"37","author":"J. P. Lagrange","year":"1999","unstructured":"Lagrange J P, Deneuville A, Gheeraert E. A large range of boron doping with low compensation ratio for homoepitaxial diamond films. Carbon, 1999, 37: 807\u2013810","journal-title":"Carbon"},{"key":"4231_CR71","doi-asserted-by":"crossref","unstructured":"Oshima K, Cristoloveanu S, Guillaumot B, et al. Novel SOI-like structures for improved thermal dissipation. In: IEEE Intern SOI Conf. 2002, Williamsburg, 2002. 95\u201396","DOI":"10.1109\/SOI.2002.1044432"},{"key":"4231_CR72","doi-asserted-by":"crossref","unstructured":"Batude P, Vinet M, Pouydebasque A, et al. Advances in 3D CMOS sequential integration. In: IEDM 2009, Baltimore, 2009. 346\u2013349","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"4231_CR73","unstructured":"Batude P, Vinet M, Pouydebasque A, et al. GeOI and SOI 3D monolithic cell integration for high density applications. VLSI Tech Symp. 2009, Kyoto, 2009. 166\u2013167"},{"key":"4231_CR74","doi-asserted-by":"crossref","unstructured":"Coudrain P, Batude P, Gagnard X, et al. Setting up 3D sequential integration for back-illuminated CMOS image sensors with highly miniaturized pixels with low temperature fully depleted SOI transistors. In: Electron Devices Meeting, San Francisco, 2008. 1\u20134","DOI":"10.1109\/IEDM.2008.4796670"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4231-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-011-4231-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4231-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T10:51:16Z","timestamp":1741171876000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-011-4231-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":74,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2011,5]]}},"alternative-id":["4231"],"URL":"https:\/\/doi.org\/10.1007\/s11432-011-4231-x","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"type":"print","value":"1674-733X"},{"type":"electronic","value":"1869-1919"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}