{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:52:03Z","timestamp":1742403123718,"version":"3.38.0"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2011,8,3]],"date-time":"2011-08-03T00:00:00Z","timestamp":1312329600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1007\/s11432-011-4367-8","type":"journal-article","created":{"date-parts":[[2011,8,2]],"date-time":"2011-08-02T13:22:00Z","timestamp":1312291320000},"page":"1813-1826","source":"Crossref","is-referenced-by-count":5,"title":["Variation-aware fault modeling"],"prefix":"10.1007","volume":"54","author":[{"given":"Fabian","family":"Hopsch","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sybille","family":"Hellebrand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Straube","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Vermeiren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,8,3]]},"reference":[{"key":"4367_CR1","unstructured":"ITRS. International Technology Roadmap for Semiconductors. 2009 ed. http:\/\/www.itrs.net\/Links\/2009ITRS\/Home2009.htm"},{"key":"4367_CR2","doi-asserted-by":"crossref","unstructured":"Hapke F, Krenz-Baath R, Glowatz A, et al. Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs. In: Proceedings of IEEE International Test Conference, Austin, Texas, USA, 2009. Paper 1.2","DOI":"10.1109\/TEST.2009.5355741"},{"key":"4367_CR3","doi-asserted-by":"crossref","unstructured":"Ferguson F J, Shen J. Extraction and simulation of realistic CMOS faults using inductive fault analysis. In: Proceedings of IEEE International Test Conference, Washington DC, USA, 1988. 475\u2013484","DOI":"10.1109\/TEST.1988.207759"},{"key":"4367_CR4","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","volume":"2","author":"J. P. Shen","year":"1985","unstructured":"Shen J P, Maly W, Ferguson F J. Inductive fault analysis of NMOS and CMOS circuits. IEEE Des Test, 1985, 2: 13\u201326","journal-title":"IEEE Des Test"},{"key":"4367_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1377-9","volume-title":"From Contamination to Defects, Faults and Yield Loss","author":"J. Khare","year":"1996","unstructured":"Khare J, Maly W. From Contamination to Defects, Faults and Yield Loss. Dordrecht: Kluwer Academic Publishers, 1996"},{"key":"4367_CR6","volume-title":"Statistical Analysis and Optimization for VLSI: Timing and Power","author":"A. Srivastava","year":"2005","unstructured":"Srivastava A, Sylvester D, Blaauw D. Statistical Analysis and Optimization for VLSI: Timing and Power. New York: Springer, 2005"},{"key":"4367_CR7","doi-asserted-by":"crossref","unstructured":"Stefano B, Bertozzi D, Benini L, et al. Process variation tolerant pipeline design through a placement-aware multiple voltage island design style. In: Proceedings of Design, Automation and Test in Europe, Munich, Germany, 2008. 967\u2013972","DOI":"10.1109\/DATE.2008.4484806"},{"key":"4367_CR8","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/TSM.2007.913191","volume":"21","author":"R. C. Aitken","year":"2008","unstructured":"Aitken R C. Defect or variation? Characterizing standard cell behavior at 90 nm and below. IEEE Trans Semicond Manuf, 2008, 21: 46\u201354","journal-title":"IEEE Trans Semicond Manuf"},{"key":"4367_CR9","doi-asserted-by":"crossref","first-page":"1269","DOI":"10.1109\/TCAD.2009.2021728","volume":"28","author":"U. Ingelsson","year":"2009","unstructured":"Ingelsson U, Al-Hashimi B M, Khursheed S, et al. Process variation-aware test for resistive bridges. IEEE Trans CAD Integr Circ Syst, 2009, 28: 1269\u20131274","journal-title":"IEEE Trans CAD Integr Circ Syst"},{"key":"4367_CR10","doi-asserted-by":"crossref","unstructured":"Xiong J, Shi Y, Zolotov V, et al. Statistical multilayer process space coverage for at-speed test. In: Proceedings of Design Automation Conference, San Francisco, CA, USA, 2009. 340\u2013345","DOI":"10.1145\/1629911.1630004"},{"key":"4367_CR11","unstructured":"DATE Workshop on Process Variability. New techniques for the design and test of nanoscale electronics. In: Proceedings of Design, Automation and Test in Europe, Nice, France, 2009"},{"volume-title":"Advances in Electronic Testing: Challenges and Methodologies (Frontiers in Electronic Testing)","year":"2006","key":"4367_CR12","unstructured":"Gizopoulos D, ed. Advances in Electronic Testing: Challenges and Methodologies (Frontiers in Electronic Testing). New York: Springer, 2006"},{"key":"4367_CR13","doi-asserted-by":"crossref","unstructured":"Menezes N. The good, the bad, and the statistical. In: Proceedings of International Symposium on Physical Design, Austin, Texas, USA, 2007. 168","DOI":"10.1145\/1231996.1232031"},{"key":"4367_CR14","volume-title":"Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits (Frontiers in Electronic Testing)","author":"M. Sachdev","year":"2006","unstructured":"Sachdev M, Pineda de Gyvez J. Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits (Frontiers in Electronic Testing). 2nd ed. New York: Springer, 2006","edition":"2nd ed."},{"key":"4367_CR15","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1016\/j.vlsi.2007.09.001","volume":"41","author":"D. Sylvester","year":"2008","unstructured":"Sylvester D, Agarwal K, Shaha S. Variability in nanometer CMOS: Impact, analysis, and minimization. Integrat VLSI J, 2008, 41: 319\u2013339","journal-title":"Integrat VLSI J"},{"key":"4367_CR16","doi-asserted-by":"crossref","unstructured":"Visweswariah C. Fear, uncertainty and statistics. In: Proceedings of International Symposium on Physical Design, Austin, Texas, USA, 2007. 169","DOI":"10.1145\/1231996.1232032"},{"key":"4367_CR17","doi-asserted-by":"crossref","unstructured":"Schlichtmann U, Schmidt M, Kinzelbach H, et al. Digital design at a crossroads-how to make statistical design industrially relevant. In: Proceedings of Design, Automation and Test in Europe, Nice, France, 2009. 1542\u20131547","DOI":"10.1109\/DATE.2009.5090907"},{"key":"4367_CR18","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1007\/s10836-007-5006-6","volume":"23","author":"A. Bounceur","year":"2007","unstructured":"Bounceur A, Mir S, Simeu E, et al. Estimation of Test Metrics for the Optimisation of Analogue Circuit Testing. J Electron Test Theory Appl, 2007, 23: 471\u2013484","journal-title":"J Electron Test Theory Appl"},{"key":"4367_CR19","doi-asserted-by":"crossref","unstructured":"Devarayanadurg G, Goteti P, Soma M. Hierarchy based statistical fault simulation of mixed-signal ICs. In: Proceedings of IEEE International Test Conference, Washington DC, USA, 1996. 521\u2013527","DOI":"10.1109\/TEST.1996.557077"},{"key":"4367_CR20","doi-asserted-by":"crossref","unstructured":"Gomes A V, Voorakaranam R, Chatterjee A. Modular fault simulation of mixed signal circuits with fault ranking by severity. In: Proceedings of International Symposium on Defect and Fault-Tolerance in VLSI Systems, Austin, TX, USA, 1998. 341\u2013348","DOI":"10.1109\/DFTVS.1998.732184"},{"key":"4367_CR21","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1023\/A:1008351601024","volume":"16","author":"A. Khouas","year":"2000","unstructured":"Khouas A, Derieux A. Fault simulation for analog circuits under parameter variations. J Electron Test Theory Appl, 2000, 16: 269\u2013278","journal-title":"J Electron Test Theory Appl"},{"key":"4367_CR22","doi-asserted-by":"crossref","first-page":"1465","DOI":"10.1109\/TCAD.2007.891373","volume":"26","author":"F. Liu","year":"2007","unstructured":"Liu F, Ozev S. Statistical test development for analog circuits under high process variations. IEEE Trans CAD Integr Circ Syst, 2007, 26: 1465\u20131477","journal-title":"IEEE Trans CAD Integr Circ Syst"},{"key":"4367_CR23","first-page":"12","volume":"1","author":"J. Peralta","year":"2009","unstructured":"Peralta J, Peretti G, Romero E, et al. A new performance characterization of transient analysis method. Int J Electron Commun Comput Engineer, 2009, 1: 12\u201319","journal-title":"Int J Electron Commun Comput Engineer"},{"key":"4367_CR24","doi-asserted-by":"crossref","unstructured":"Saab K, Ben-Hamida N, Kaminska B. Parametric fault simulation and test vector generation. In: Proceedings of Design, Automation and Test in Europe, Paris, France, 2000. 650\u2013657","DOI":"10.1145\/343647.343883"},{"key":"4367_CR25","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1023\/B:JETT.0000009310.48706.b7","volume":"20","author":"S. J. Spinks","year":"2004","unstructured":"Spinks S J, Chalk C D, Bell I M, et al. Generation and verification of tests for analog circuits subject to process parameter deviations. J Electron Test Theory Appl, 2004, 20: 11\u201323","journal-title":"J Electron Test Theory Appl"},{"key":"4367_CR26","doi-asserted-by":"crossref","first-page":"756","DOI":"10.1109\/TCAD.2003.811442","volume":"22","author":"J. J. Liou","year":"2003","unstructured":"Liou J J, Krstic A, Jiang Y M, et al. Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices. IEEE Trans CAD Integr Circ Syst, 2003, 22: 756\u2013769","journal-title":"IEEE Trans CAD Integr Circ Syst"},{"key":"4367_CR27","doi-asserted-by":"crossref","unstructured":"Yilmaz M, Chakrabarty K, Tehranipoor M. Interconnect-aware and layout-oriented test pattern selection for small-delay defects. In: Proceedings of IEEE International Test Conference, Santa Clara, CA, USA, 2008. Paper 28.3","DOI":"10.1109\/TEST.2008.4700627"},{"key":"4367_CR28","doi-asserted-by":"crossref","unstructured":"Santos M B, Teixeira J P. Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL. In: Proceedings of Design, Automation and Test in Europe, Munich, Germany, 1999. 549\u2013553","DOI":"10.1145\/307418.307562"},{"key":"4367_CR29","unstructured":"Sato Y, Hamada S, Maeda T, et al. Invisible delay quality-SDQM model lights up what could not be seen. In: Proceedings of IEEE International Test Conference, Austin, TX, USA, 2005. Paper 47.1"},{"key":"4367_CR30","doi-asserted-by":"crossref","unstructured":"Pramanick A K, Reddy S M. On the detection of delay faults. In: Proceedings of IEEE International Test Conference, Washington DC, USA, 1988. 845\u2013856","DOI":"10.1109\/TEST.1988.207872"},{"key":"4367_CR31","doi-asserted-by":"crossref","unstructured":"Zeng J, Abadir M S, Kolhatkar A, et al. On correlating structural tests with functional tests for speed binning of high performance design. In: Proceedings of IEEE International Test Conference, Charlotte, NC, USA, 2004. 31\u201337","DOI":"10.1109\/TEST.2004.1386934"},{"key":"4367_CR32","doi-asserted-by":"crossref","unstructured":"Zolotov V, Visweswariah C, Xiong J. Voltage binning under process variation. In: Proceedings of International Conference on Computer-Aided Design, San Jose, CA, USA, 2009. 425\u2013432","DOI":"10.1145\/1687399.1687480"},{"key":"4367_CR33","unstructured":"Straube B, M\u00fcller B, Vermeiren W, et al. Analogue fault simulation by aFSIM. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition-User Forum, Paris, France, 2000. 205\u2013210"},{"key":"4367_CR34","unstructured":"Nangate 45 nm Open Cell Library. http:\/\/www.nangate.com"},{"key":"4367_CR35","doi-asserted-by":"crossref","unstructured":"Hillebrecht S, Polian I, Engelke P, et al. Extraction, simulation and test generation for interconnect open defects based on enhanced aggressor-victim model. In: Proceedings of IEEE International Test Conference, Santa Clara, CA, USA, 2008. Paper 33.3","DOI":"10.1109\/TEST.2008.4700642"},{"key":"4367_CR36","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MDT.2002.1033788","volume":"19","author":"R. Rodriguez-Montanes","year":"2002","unstructured":"Rodriguez-Montanes R, Pineda de Gyvez J, Volf P. Resistance characterization for weak open defects. IEEE Des Test Comput, 2002, 19: 18\u201326","journal-title":"IEEE Des Test Comput"},{"key":"4367_CR37","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1007\/BF00136074","volume":"8","author":"R. Rodriguez-Montanes","year":"2006","unstructured":"Rodriguez-Montanes R, Bruls E M J G, Figueras J. Bridging defects resistance in the metal layer of a CMOS process. J Electron Test Theory Appl, 2006, 8: 35\u201346","journal-title":"J Electron Test Theory Appl"},{"key":"4367_CR38","doi-asserted-by":"crossref","first-page":"1194","DOI":"10.1109\/81.735442","volume":"45","author":"A. Hirata","year":"1998","unstructured":"Hirata A, Onodera H, Tamaru K. Estimation of propagation delay considering short-circuit current for static CMOS gates. IEEE Trans Circ Syst I Fund Theor Appl, 1998, 45: 1194\u20131198","journal-title":"IEEE Trans Circ Syst I Fund Theor Appl"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4367-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-011-4367-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-011-4367-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,8]],"date-time":"2025-03-08T01:52:28Z","timestamp":1741398748000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-011-4367-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8,3]]},"references-count":38,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2011,9]]}},"alternative-id":["4367"],"URL":"https:\/\/doi.org\/10.1007\/s11432-011-4367-8","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"type":"print","value":"1674-733X"},{"type":"electronic","value":"1869-1919"}],"subject":[],"published":{"date-parts":[[2011,8,3]]}}}