{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,8,26]],"date-time":"2022-08-26T15:07:55Z","timestamp":1661526475251},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2012,9,15]],"date-time":"2012-09-15T00:00:00Z","timestamp":1347667200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1007\/s11432-012-4621-8","type":"journal-article","created":{"date-parts":[[2012,9,14]],"date-time":"2012-09-14T21:45:02Z","timestamp":1347659102000},"page":"2390-2398","source":"Crossref","is-referenced-by-count":2,"title":["Design of novel, semi-transparent flip-flops (STFF) for high speed and low power application"],"prefix":"10.1007","volume":"55","author":[{"given":"XiaYu","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Song","family":"Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"LiMin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"GangGang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,9,15]]},"reference":[{"key":"4621_CR1","first-page":"1","volume":"6","author":"Y. T. Hwang","year":"2011","unstructured":"Hwang Y T, Lin J F, Sheu M H. Low-power pulse-triggered flip-flop design with conditional pulse-enhancement scheme. IEEE Trans VLSI Syst, 2011, 6: 1\u20135","journal-title":"IEEE Trans VLSI Syst"},{"key":"4621_CR2","doi-asserted-by":"crossref","first-page":"725","DOI":"10.1109\/TVLSI.2010.2041376","volume":"19","author":"M. Alioto","year":"2011","unstructured":"Alioto M, Consoli E, Palumbo G. Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part I-methodology and design strategies. IEEE Trans VLSI Syst, 2011, 19: 725\u2013736","journal-title":"IEEE Trans VLSI Syst"},{"key":"4621_CR3","doi-asserted-by":"crossref","unstructured":"Markovic D, Nikolic B, Brodersen R W. Analysis and design of low-energy flip-flops. In: International Symposium on Low Power Electronics and Design. Huntington Beach, 2001. 52\u201355","DOI":"10.1145\/383082.383093"},{"key":"4621_CR4","first-page":"1","volume":"13","author":"E. Consoli","year":"2011","unstructured":"Consoli E, Palumbo G, Pennisi M. Reconsidering high-speed design criteria for transmission-gate-based master-slave flip-flops. IEEE Trans VLSI Syst, 2011, 13: 1\u201312","journal-title":"IEEE Trans VLSI Syst"},{"key":"4621_CR5","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1109\/JSSC.2005.859893","volume":"41","author":"K. H. Steven","year":"2006","unstructured":"Steven K H, Mathew S K, Anders M A, et al. A 110 GOPS\/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS. IEEE J Solid-St Circ, 2006, 41: 256\u2013264","journal-title":"IEEE J Solid-St Circ"},{"key":"4621_CR6","doi-asserted-by":"crossref","unstructured":"Li L F, Hu J P. A transmission gate flip-flop based on dual-threshold CMOS techniques. In: IEEE International Midwest Symposium on Circuits and Systems. Cancun, 2009. 539\u2013542","DOI":"10.1109\/MWSCAS.2009.5236037"},{"key":"4621_CR7","doi-asserted-by":"crossref","unstructured":"Sharma K G, Sharma T, Singh B P, et al. Modified SET D-flip flop design for low-power VLSI applications. In: International Conference on Devices and Communications. Mesra, 2011. 1\u20135","DOI":"10.1109\/ICDECOM.2011.5738486"},{"key":"4621_CR8","doi-asserted-by":"crossref","unstructured":"Sharma M, Noor A, Tiwari S C, et al. An area and power efficient design of single edge triggered D-flip flop. In: International Conference on Advances in Recent Technologies in Communication and Computing. Kerala, 2009. 478\u2013481","DOI":"10.1109\/ARTCom.2009.207"},{"key":"4621_CR9","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1049\/el:19940938","volume":"30","author":"C. G. Huang","year":"1994","unstructured":"Huang C G. Implementation of true single-phase clock D flipflops. Electron Lett, 1994, 30: 1373\u20131374","journal-title":"Electron Lett"},{"key":"4621_CR10","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/TVLSI.2008.2008453","volume":"17","author":"H. Mahmoodi","year":"2009","unstructured":"Mahmoodi H, Tirumalashetty V, Cooke M, et al. Ultra low-power clocking scheme using energy recovery and clock gating. IEEE Trans VLSI Syst, 2009, 17: 33\u201344","journal-title":"IEEE Trans VLSI Syst"},{"key":"4621_CR11","doi-asserted-by":"crossref","first-page":"914","DOI":"10.1109\/TVLSI.2009.2038705","volume":"19","author":"P. Y. Zhao","year":"2011","unstructured":"Zhao P Y, McNeely J, Kuang W D, et al. Design of sequential elements for low power clocking system. IEEE Trans VLSI Syst, 2011, 19: 914\u2013918","journal-title":"IEEE Trans VLSI Syst"},{"key":"4621_CR12","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/4.760383","volume":"34","author":"F. Klass","year":"1999","unstructured":"Klass F, Amir C, Das A, et al. A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors. IEEE J Solid-St Circ, 1999, 34: 712\u2013716","journal-title":"IEEE J Solid-St Circ"},{"key":"4621_CR13","doi-asserted-by":"crossref","first-page":"1482","DOI":"10.1109\/4.340421","volume":"29","author":"M. Matsui","year":"1994","unstructured":"Matsui M, Hara H, Uetani Y, et al. A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme. IEEE J Solid-St Circ, 1994, 29: 1482\u20131490","journal-title":"IEEE J Solid-St Circ"},{"key":"4621_CR14","doi-asserted-by":"crossref","first-page":"876","DOI":"10.1109\/4.845191","volume":"35","author":"B. Nikolic","year":"2000","unstructured":"Nikolic B, Vojin G O, Vladimir S. Improved sense-amplifier-based flip-flop: design and measurements. IEEE J Solid-St Circ, 2000, 35: 876\u2013884","journal-title":"IEEE J Solid-St Circ"},{"key":"4621_CR15","doi-asserted-by":"crossref","first-page":"1266","DOI":"10.1109\/TVLSI.2005.859586","volume":"13","author":"G. M. S. Antonio","year":"2005","unstructured":"Antonio G M S, Davide D C, Napoli E, et al. A novel high-speed sense-amplifier-based flip-flop. IEEE Trans VLSI Syst, 2005, 13: 1266\u20131274","journal-title":"IEEE Trans VLSI Syst"},{"key":"4621_CR16","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/4.553179","volume":"32","author":"J. R. Yuan","year":"1997","unstructured":"Yuan J R, Svensson C. New single-clock CMOS latches and flip flops with improved speed and power saving. IEEE J Solid-St Circ, 1997, 32: 62\u201369","journal-title":"IEEE J Solid-St Circ"},{"key":"4621_CR17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TVLSI.2009.2029116","volume":"19","author":"M. W. Phyu","year":"2011","unstructured":"Phyu M W, Fu K K, Goh W L, et al. Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops. IEEE Trans VLSI Syst, 2011, 19: 1\u20139","journal-title":"IEEE Trans VLSI Syst"},{"key":"4621_CR18","doi-asserted-by":"crossref","first-page":"410","DOI":"10.1049\/iet-cdt.2009.0059","volume":"4","author":"H. Karimiyan","year":"2010","unstructured":"Karimiyan H, Sayedi S M, Saidi H. Low-power dual-edge triggered state-retention scan flip-flop. IET Comput Dig T, 2010, 4: 410\u2013419","journal-title":"IET Comput Dig T"},{"key":"4621_CR19","doi-asserted-by":"crossref","unstructured":"Aezinia F, Najafzadeh S, Afzali-Kusha A. Novel high speed and low power single and double edge-triggered flip-flops. In: IEEE Asia Pacific Conference on Circuits and Systems. Singapore, 2006. 1383\u20131386","DOI":"10.1109\/APCCAS.2006.342458"},{"key":"4621_CR20","doi-asserted-by":"crossref","first-page":"807","DOI":"10.1109\/4.668997","volume":"33","author":"H. Kawaguchi","year":"1998","unstructured":"Kawaguchi H Sakurai T. A reduced clockswing flipflop (RCSFF) for 63% power reduction. IEEE J Solid-St Circ, 1998, 33: 807\u2013811","journal-title":"IEEE J Solid-St Circ"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-012-4621-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-012-4621-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-012-4621-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,3]],"date-time":"2019-07-03T18:55:59Z","timestamp":1562180159000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-012-4621-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9,15]]},"references-count":20,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2012,10]]}},"alternative-id":["4621"],"URL":"https:\/\/doi.org\/10.1007\/s11432-012-4621-8","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9,15]]}}}