{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T01:40:15Z","timestamp":1715132415709},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2013,3,27]],"date-time":"2013-03-27T00:00:00Z","timestamp":1364342400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s11432-013-4817-6","type":"journal-article","created":{"date-parts":[[2013,3,27]],"date-time":"2013-03-27T07:43:32Z","timestamp":1364370212000},"page":"1-14","source":"Crossref","is-referenced-by-count":2,"title":["A novel intelligent verification platform based on a structured analysis model"],"prefix":"10.1007","volume":"56","author":[{"given":"Zheng","family":"Xie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"XinAn","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ZhiBin","family":"Lian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YongGui","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ZiYi","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,3,27]]},"reference":[{"key":"4817_CR1","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1007\/s11432-011-4537-8","volume":"55","author":"Z Y Hu","year":"2012","unstructured":"Hu Z Y, Zhao Y, Wang X A, et al. Theory and verification of operator design methodology. Sci China Inf Sci, 2012, 55: 480\u2013490","journal-title":"Sci China Inf Sci"},{"key":"4817_CR2","doi-asserted-by":"crossref","unstructured":"Gluska A, Libis L. Shortening the verification cycle with synthesizable abstract models. In: 46th ACM\/IEEE Design Automation Conference, San Francisco, 2009. 454\u2013459","DOI":"10.1145\/1629911.1630032"},{"key":"4817_CR3","doi-asserted-by":"crossref","first-page":"579","DOI":"10.1016\/j.micpro.2011.06.005","volume":"35","author":"S Saponara","year":"2011","unstructured":"Saponara S, Fanucci L, Coppola M. Design and coverage-driven verification of a novel network-interface IP macrocell for network-on-chip interconnects. Microprocess Microsyst, 2011, 35: 579\u2013592","journal-title":"Microprocess Microsyst"},{"key":"4817_CR4","first-page":"13","volume":"28","author":"Y Naveh","year":"2007","unstructured":"Naveh Y, Rimon M, Jaeger I, et al. Constraint-based random stimuli generation for hardware verification. AI Mag, 2007, 28: 13\u201330","journal-title":"AI Mag"},{"key":"4817_CR5","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1016\/j.compeleceng.2007.02.002","volume":"33","author":"A M Gharehbaghi","year":"2007","unstructured":"Gharehbaghi A M, Yaran B H, Hessabi S, et al. An assertion-based verification methodology for system-level design. Comput Electron Eng, 2007, 33: 269\u2013284","journal-title":"Comput Electron Eng"},{"key":"4817_CR6","first-page":"1272","volume-title":"IEEE 8th International Conference on ASIC, Changsha","author":"L Kong","year":"2009","unstructured":"Kong L, Wu W C, He Yong, et al. Design of SoC verification platform based on VMM methodology. In: IEEE 8th International Conference on ASIC, Changsha, 2009. 1272\u20131275"},{"key":"4817_CR7","first-page":"3965","volume-title":"2nd International Conference on Mechanic Automation and Control Engineering (MACE), Mongolia","author":"Y Feng","year":"2011","unstructured":"Feng Y, Chen L. Constructucting method of VIP and VMM based SoC verification environment. In: 2nd International Conference on Mechanic Automation and Control Engineering (MACE), Mongolia, 2011. 3965\u20133968"},{"key":"4817_CR8","doi-asserted-by":"crossref","unstructured":"Yun Y N, Kim J B, Kim N D, et al. Beyond UVM for practical SoC verification. In: International SoC Design Conference (ISOCC), Jeju, 2011. 158\u2013162","DOI":"10.1109\/ISOCC.2011.6138671"},{"key":"4817_CR9","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1360\/02yf9040","volume":"45","author":"H W Li","year":"2002","unstructured":"Li H W, Min Y H, Li Z C. Clustering of behavioral phases in FSMs and its applications to VLSI test. Sci China Ser F-Inf Sci, 2002, 45: 462\u2013478","journal-title":"Sci China Ser F-Inf Sci"},{"key":"4817_CR10","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/TVLSI.2005.863187","volume":"14","author":"A Habibi","year":"2006","unstructured":"Habibi A, Tahar S. Design and verification of SystemC transaction-level models. IEEE Trans Very Large Scale Integr (VLSI) Syst, 2006, 14: 57\u201368","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"4817_CR11","first-page":"6173","volume-title":"The 6th World Congress on Intelligent Control and Automation, Dalian","author":"J S Yu","year":"2006","unstructured":"Yu J S, Li T, Tan Q P. The use of UML sequence diagram for system-on-chip system level transaction-based functional verification. In: The 6th World Congress on Intelligent Control and Automation, Dalian, 2006. 6173\u20136177"},{"key":"4817_CR12","first-page":"133","volume-title":"IEEE International SOC Conference, Herndon","author":"S Suhaib","year":"2005","unstructured":"Suhaib S, Mathaikutty D, Shukla S. System level design methodology for system on chips using multi-threaded graphs. In: IEEE International SOC Conference, Herndon, 2005. 133\u2013136"},{"key":"4817_CR13","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1109\/HLDVT.2006.319970","volume-title":"11th Annual IEEE International High-Level Design Validation and Test Workshop, Monterey","author":"M Rimon","year":"2006","unstructured":"Rimon M, Lichtenstein Y, Adir A, et al. Addressing test generation challenges for configurable processor verification. In: 11th Annual IEEE International High-Level Design Validation and Test Workshop, Monterey, 2006. 95\u2013101"},{"key":"4817_CR14","first-page":"92","volume":"43","author":"Z Sun","year":"2007","unstructured":"Sun Z, Wang Y. A high efficient method to generate the verification vector of ICs (in Chinese). Acta Sci Natur Univ Pekinensis, 2007, 43: 92\u201395","journal-title":"Acta Sci Natur Univ Pekinensis"},{"key":"4817_CR15","first-page":"105","volume-title":"Verification Methodology Manual for SystemVerilog","author":"B Janick","year":"2006","unstructured":"Janick B, Eduard C, Alan H, et al. Verification Methodology Manual for SystemVerilog. New York: Springer, 2006. 105"},{"key":"4817_CR16","first-page":"1","volume-title":"10th Latin American Test Workshop (LATW), Rio de Janeiro","author":"M Jenihhin","year":"2009","unstructured":"Jenihhin M, Raik J, Chepurov A, et al. High-level decision diagrams based coverage metrics for verification and test. In: 10th Latin American Test Workshop (LATW), Rio de Janeiro, 2009. 1\u20136"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-4817-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-013-4817-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-4817-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T01:16:28Z","timestamp":1715130988000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-013-4817-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,27]]},"references-count":16,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["4817"],"URL":"https:\/\/doi.org\/10.1007\/s11432-013-4817-6","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3,27]]}}}