{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T16:45:33Z","timestamp":1732034733004},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1007\/s11432-013-4842-5","type":"journal-article","created":{"date-parts":[[2013,11,8]],"date-time":"2013-11-08T00:42:50Z","timestamp":1383871370000},"page":"1-20","source":"Crossref","is-referenced-by-count":2,"title":["Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture"],"prefix":"10.1007","volume":"56","author":[{"given":"YanSheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"LeiBo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShouYi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShaoJun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,11,9]]},"reference":[{"key":"4842_CR1","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","volume":"2","author":"K Compton","year":"2002","unstructured":"Compton K, Hauck S. Reconfigurable computing: a survey of systems and software. ACM Comput Surv, 2002, 2: 171\u2013210","journal-title":"ACM Comput Surv"},{"key":"4842_CR2","doi-asserted-by":"crossref","first-page":"1189","DOI":"10.1109\/TVLSI.2006.886411","volume":"14","author":"S Banerjee","year":"2006","unstructured":"Banerjee S, Bozorgzadeh E, Dutt N D. Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration. IEEE Trans Very Large Scale Integr (VLSI) Syst, 2006, 14: 1189\u20131202","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"4842_CR3","first-page":"188","volume-title":"International Conference on Parallel and Distributed Processing, Rhodes","author":"M Suzuki","year":"2006","unstructured":"Suzuki M, Hasegawa Y, Tuan V M, et al. A cost-effective context memory structure for dynamically reconfigurable processors. In: International Conference on Parallel and Distributed Processing, Rhodes, 2006. 188\u2013188"},{"key":"4842_CR4","first-page":"1","volume-title":"International Conference on Field Programmable Logic and Applications, Madrid","author":"A Lodi","year":"2006","unstructured":"Lodi A, Mucci C, Bocchi M, et al. A multi-context pipelined array for embedded systems. In: International Conference on Field Programmable Logic and Applications, Madrid, 2006. 1\u20138"},{"key":"4842_CR5","first-page":"215","volume-title":"International Conference on Field Programmable Logic and Applications, Heidelberg","author":"T Sano","year":"2008","unstructured":"Sano T, Kato M, Tsutsumi S, et al. Instruction buffer mode for multi-context dynamically reconfigurable processors. In: International Conference on Field Programmable Logic and Applications, Heidelberg, 2008. 215\u2013220"},{"key":"4842_CR6","doi-asserted-by":"crossref","first-page":"1615","DOI":"10.1109\/JSSC.2010.2048149","volume":"45","author":"D Rossi","year":"2010","unstructured":"Rossi D, Campi F, Spolzino S, et al. A heterogeneous digital signal processor for dynamically reconfigurable computing. IEEE J Solid-State Circuit, 2010, 45: 1615\u20131626","journal-title":"IEEE J Solid-State Circuit"},{"key":"4842_CR7","first-page":"111","volume-title":"International Conference on Field Programmable Logic and Applications, Amsterdam","author":"J Shield","year":"2007","unstructured":"Shield J, Sutton P, Machanick P. Dynamic cache switching in reconfigurable embedded systems. In: International Conference on Field Programmable Logic and Applications, Amsterdam, 2007. 111\u2013116"},{"key":"4842_CR8","doi-asserted-by":"crossref","first-page":"1623","DOI":"10.1109\/TCSVT.2009.2031464","volume":"19","author":"J Huang","year":"2009","unstructured":"Huang J, Lee J H. A self-reconfigurable platform for scalable DCT computation using compressed partial bitstreams and blockRAM prefetching. IEEE Trans Circ Syst Video Technol, 2009, 19: 1623\u20131632","journal-title":"IEEE Trans Circ Syst Video Technol"},{"key":"4842_CR9","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/TVLSI.2008.2006846","volume":"18","author":"Y Kim","year":"2010","unstructured":"Kim Y, Mahapatra R N. Dynamic context compression for low-power coarse-grained reconfigurable architecture. IEEE Trans Very Large Scale Integr (VLSI) Syst, 2010, 18: 15\u201328","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"4842_CR10","doi-asserted-by":"crossref","first-page":"1394","DOI":"10.1109\/TVLSI.2005.862721","volume":"13","author":"A Dandalis","year":"2005","unstructured":"Dandalis A, Prasanna V K. Configuration compression for FPGA-based embedded systems. IEEE Trans Very Large Scale Integr (VLSI) Syst, 2005, 13: 1394\u20131398","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"4842_CR11","first-page":"642","volume-title":"The Design, Automation and Test in Europe Conference, Munich","author":"R Hartenstein","year":"2001","unstructured":"Hartenstein R. A decade of reconfigurable computing: a visionary retrospective. In: The Design, Automation and Test in Europe Conference, Munich, 2001. 642\u2013649"},{"key":"4842_CR12","first-page":"467","volume-title":"International Conference on Field Programmable Logic and Applications, Amsterdam","author":"M K A Ganesan","year":"2007","unstructured":"Ganesan M K A, Singh S, May F, et al. H.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture. In: International Conference on Field Programmable Logic and Applications, Amsterdam, 2007. 467\u2013471"},{"key":"4842_CR13","first-page":"1","volume-title":"The Design, Automation and Test in Europe Conference, Nice","author":"F Campi","year":"2007","unstructured":"Campi F, Deledda A, Pizzotti M, et al. A dynamically adaptive DSP for heterogeneous reconfigurable platforms. In: The Design, Automation and Test in Europe Conference, Nice, 2007. 1\u20136"},{"key":"4842_CR14","first-page":"622","volume-title":"International Conference on Field Programmable Logic and Applications, Tampere","author":"B F Mei","year":"2005","unstructured":"Mei B F, Veredas F J, Masschelein B. Mapping an H.264\/AVC decoder onto the ADRES reconfigurable architecture. In: International Conference on Field Programmable Logic and Applications, Tampere, 2005. 622\u2013625"},{"key":"4842_CR15","first-page":"1","volume-title":"11th IEEE Workshop on Design and Diagnostics of Electronic Systems, Bratislava","author":"M Palkovic","year":"2008","unstructured":"Palkovic M, Cappelle H, Glassee M, et al. Mapping of 40 MHz MIMO SDM-OFDM baseband processing on multiprocessor SDR platform. In: 11th IEEE Workshop on Design and Diagnostics of Electronic Systems, Bratislava, 2008. 1\u20136"},{"key":"4842_CR16","first-page":"245","volume-title":"IEEE International Conference on Application-specific Systems, Architectures and Processors, Leuven","author":"A Garcia","year":"2008","unstructured":"Garcia A, Berekovic M, Aa T V. Mapping of the AES cryptographic algorithm on a coarse-grain reconfigurable array processor. In: IEEE International Conference on Application-specific Systems, Architectures and Processors, Leuven, 2008. 245\u2013250"},{"key":"4842_CR17","first-page":"107","volume-title":"IEEE Computer Society Annual Symposium on VLSI, Tampa","author":"J Becker","year":"2003","unstructured":"Becker J, Vorbach M. Architecture, memory and interface technology integration of an industrial\/academic configurable system-on-chip (CSoC). In: IEEE Computer Society Annual Symposium on VLSI, Tampa, 2003. 107\u2013112"},{"key":"4842_CR18","volume-title":"White paper of video decoding on XPP-III. Version 1.1.1","author":"PACT.","year":"2006","unstructured":"PACT. White paper of video decoding on XPP-III. Version 1.1.1. 2006"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-4842-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-013-4842-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-4842-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T15:37:51Z","timestamp":1559403471000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-013-4842-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":18,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2013,11]]}},"alternative-id":["4842"],"URL":"https:\/\/doi.org\/10.1007\/s11432-013-4842-5","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}