{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:36:50Z","timestamp":1761709010086},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2014,9,6]],"date-time":"2014-09-06T00:00:00Z","timestamp":1409961600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1007\/s11432-013-4973-8","type":"journal-article","created":{"date-parts":[[2014,9,5]],"date-time":"2014-09-05T13:11:48Z","timestamp":1409922708000},"page":"1-18","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Row-based configuration mechanism for a 2-D processing element array in coarse-grained reconfigurable architecture"],"prefix":"10.1007","volume":"57","author":[{"given":"LeiBo","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YanSheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShouYi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xing","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShaoJun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,9,6]]},"reference":[{"key":"4973_CR1","first-page":"642","volume-title":"Proceedings of IEEE International Conference on Design, Automation and Test in Europe, Piscataway","author":"R Hartenstein","year":"2001","unstructured":"Hartenstein R. A decade of reconfigurable computing: a visionary retrospective. In: Proceedings of IEEE International Conference on Design, Automation and Test in Europe, Piscataway, 2001. 642\u2013649"},{"key":"4973_CR2","volume-title":"White Paper of Reconfiguration on XPP-III Processor","author":"PACT Inc.","year":"2006","unstructured":"PACT Inc. White Paper of Reconfiguration on XPP-III Processor. 2006"},{"key":"4973_CR3","first-page":"1","volume-title":"Des Autom Test Eur","author":"F Campi","year":"2007","unstructured":"Campi F, Deledda A, Pizzotti M, et al. A dynamically adaptive DSP for heterogeneous reconfigurable platforms. Des Autom Test Eur, 2007, 1\u20136"},{"key":"4973_CR4","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1007\/s11265-007-0152-8","volume":"51","author":"B Mei","year":"2008","unstructured":"Mei B, De Sutter B, Vander Aa T, et al. Implementation of a coarse-grained reconfigurable media processor for AVC decoder. J Signal Process Syst, 2008, 51: 225\u2013243","journal-title":"J Signal Process Syst"},{"key":"4973_CR5","first-page":"467","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications, Amsterdam","author":"M K A Ganesan","year":"2007","unstructured":"Ganesan M K A, Singh S, May F, et al. H.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture. In: Proceedings of International Conference on Field Programmable Logic and Applications, Amsterdam, 2007. 467\u2013471"},{"key":"4973_CR6","first-page":"622","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications, Tampere","author":"B Mei","year":"2005","unstructured":"Mei B, Veredas F J, Masschelein B. Mapping an H.264\/AVC decoder onto the ADRES reconfigurable architecture. In: Proceedings of International Conference on Field Programmable Logic and Applications, Tampere, 2005. 622\u2013625"},{"key":"4973_CR7","series-title":"Technical Report","volume-title":"The General RaPiD Architecture Description","author":"C Ebeling","year":"2002","unstructured":"Ebeling C. The General RaPiD Architecture Description. Technical Report UW-CSE-02-06-02. University of Washington, 2002"},{"key":"4973_CR8","first-page":"1","volume-title":"Proceedings of 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Bratislava","author":"M Palkovic","year":"2008","unstructured":"Palkovic M, Cappelle H, Glassee M, et al. Mapping of 40 MHz MIMO SDM-OFDM baseband processing on multiprocessor SDR platform. In: Proceedings of 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Bratislava, 2008. 1\u20136"},{"key":"4973_CR9","first-page":"473","volume-title":"Proceedings of IEEEWorkshop on Signal Processing Systems Design and Implementation, Athens","author":"D Novo","year":"2005","unstructured":"Novo D, Moffat W, Derudder V, et al. Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor. In: Proceedings of IEEEWorkshop on Signal Processing Systems Design and Implementation, Athens, 2005. 473\u2013478"},{"key":"4973_CR10","doi-asserted-by":"crossref","first-page":"1436","DOI":"10.1109\/TC.2004.98","volume":"53","author":"C Ebeling","year":"2004","unstructured":"Ebeling C, Fisher C, Xing G, et al. Implementing an OFDM receiver on the RaPiD reconfigurable architecture. IEEE Trans Comput, 2004, 53: 1436\u20131448","journal-title":"IEEE Trans Comput"},{"key":"4973_CR11","first-page":"245","volume-title":"Proceedings of International Conference on Application-Specific Systems, Architectures and Processors, Leuven","author":"A Garcia","year":"2008","unstructured":"Garcia A, Berekovic M, Aa T V. Mapping of the AES cryptographic algorithm on a coarse-grain reconfigurable array processor. In: Proceedings of International Conference on Application-Specific Systems, Architectures and Processors, Leuven, 2008. 245\u2013250"},{"key":"4973_CR12","first-page":"1615","volume":"45","author":"D Rossi","year":"2010","unstructured":"Rossi D, Campi F, Spolzino S, et al. A heterogeneous digital signal processor for dynamically reconfigurable computing. JSSC, 2010, 45: 1615\u20131626","journal-title":"JSSC"},{"key":"4973_CR13","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1007\/978-1-4614-6859-2_18","volume-title":"Coarse-Grained Reconfigurable Array Architectures. Handbook of Signal Processing Systems","author":"B Sutter De","year":"2013","unstructured":"De Sutter B, Raghavan P, Lambrechts A. Coarse-Grained Reconfigurable Array Architectures. Handbook of Signal Processing Systems. New York: Springer, 2013. 553\u2013592"},{"key":"4973_CR14","volume-title":"Flexibility tradeoffs in SoC design for low-cost SDR. SDR Forum Technical Conference, Orlando","author":"G Burns","year":"2003","unstructured":"Burns G, Gruijters P. Flexibility tradeoffs in SoC design for low-cost SDR. SDR Forum Technical Conference, Orlando, 2003"},{"key":"4973_CR15","volume-title":"Proceedings of SDR Forum Technical Conference, Orlando","author":"G Burns","year":"2003","unstructured":"Burns G, Gruijters P, Huiskens J, et al. Reconfigur able accelerators enabling efficient SDR for low cost consumer devices. In: Proceedings of SDR Forum Technical Conference, Orlando, 2003"},{"key":"4973_CR16","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1023\/A:1008189221436","volume":"24","author":"M H Lee","year":"2000","unstructured":"Lee M H, Singh H, Lu G, et al. Design and implementation of the MorphoSys reconfigurable computing processor. J VLSI Sig Proc Syst, 2000, 24: 147\u2013164","journal-title":"J VLSI Sig Proc Syst"},{"key":"4973_CR17","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1007\/978-3-540-48302-1_42","volume-title":"Proceedings of the 9th International Workshop on Field Programmable Logic and Applications, Glasgow","author":"R Hartenstein","year":"1999","unstructured":"Hartenstein R, Herz M, Hoffmann T, et al. Mapping applications onto reconfigurable KressArrays. In: Proceedings of the 9th International Workshop on Field Programmable Logic and Applications, Glasgow, 1999. 385\u2013390"},{"key":"4973_CR18","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton K, Hauck S. Reconfigurable computing: a survey of systems and software. ACM Comput Surv, 2002, 34: 171\u2013210","journal-title":"ACM Comput Surv"},{"key":"4973_CR19","doi-asserted-by":"crossref","first-page":"1189","DOI":"10.1109\/TVLSI.2006.886411","volume":"14","author":"S Banerjee","year":"2006","unstructured":"Banerjee S, Bozorgzadeh E, Dutt N D. Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration. IEEE Trans VLSI Syst, 2006, 14: 1189\u20131202","journal-title":"IEEE Trans VLSI Syst"},{"key":"4973_CR20","volume-title":"Parallel and Distributed Processing Symposium","author":"M Suzuki","year":"2006","unstructured":"Suzuki M, Hasegawa Y, Tuan V M, et al. A cost-effective context memory structure for dynamically reconfigurable processors. In: Parallel and Distributed Processing Symposium, 2006"},{"key":"4973_CR21","first-page":"1","volume-title":"Proceedings of IEEE International Conference on Field Programmable Logic and Applications, Madrid","author":"A Lodi","year":"2006","unstructured":"Lodi A, Mucci C, Bocchi M, et al. A multi-context pipelined array for embedded systems. In: Proceedings of IEEE International Conference on Field Programmable Logic and Applications, Madrid, 2006. 1\u20138"},{"key":"4973_CR22","first-page":"215","volume-title":"Proceedings of IEEE International Conference on Field Programmable Logic and Applications, Heidelberg","author":"T Sano","year":"2008","unstructured":"Sano T, Kato M, Tsutsumi S, et al. Instruction buffer mode for multi-context dynamically reconfigurable processors. In: Proceedings of IEEE International Conference on Field Programmable Logic and Applications, Heidelberg, 2008. 215\u2013220"},{"key":"4973_CR23","first-page":"111","volume-title":"Proceedings of IEEE International Conference on Field Programmable Logic and Applications, Amsterdam","author":"J Shield","year":"2007","unstructured":"Shield J, Sutton P, Machanick P. Dynamic cache switching in reconfigurable embedded systems. In: Proceedings of IEEE International Conference on Field Programmable Logic and Applications, Amsterdam, 2007. 111\u2013116"},{"key":"4973_CR24","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S C Goldstein","year":"2000","unstructured":"Goldstein S C, Schmit H, Budiu M, et al. PipeRench: a reconfigurable architecture and compiler. Comput, 2000, 33: 70\u201377","journal-title":"Comput"},{"key":"4973_CR25","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1109\/92.974899","volume":"9","author":"R Maestre","year":"2001","unstructured":"Maestre R, Kurdahi F J, Fernandez M, et al. A framework for reconfigurable computing: task scheduling and context management. IEEE Trans VLSI Syst, 2001, 9: 858\u2013873","journal-title":"IEEE Trans VLSI Syst"},{"key":"4973_CR26","doi-asserted-by":"crossref","first-page":"1858","DOI":"10.1587\/transinf.E95.D.1858","volume":"95","author":"B Liu","year":"2012","unstructured":"Liu B, Cao P, Zhu M, et al. Reconfiguration process optimization of dynamically coarse grain reconfigurable architecture for multimedia applications. IEICE Trans Inf Syst, 2012, 95: 1858\u20131871","journal-title":"IEICE Trans Inf Syst"},{"key":"4973_CR27","doi-asserted-by":"crossref","first-page":"374","DOI":"10.1587\/transinf.E95.D.374","volume":"95","author":"X Liu","year":"2012","unstructured":"Liu X, Mei C, Cao P, et al. Date flow optimization of dynamically coarse grain reconfigurable architecture for multimedia applications. IEICE Trans Inf Syst, 2012, 95: 374\u2013382","journal-title":"IEICE Trans Inf Syst"},{"key":"4973_CR28","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1587\/transinf.E95.D.392","volume":"95","author":"J Xiao","year":"2012","unstructured":"Xiao J, Zhang J, Zhu M, et al. Fast adaboost-based face detection system on a dynamically coarse grain reconfigurable architecture. IEICE Trans Inf Syst, 2012, 95: 392\u2013402","journal-title":"IEICE Trans Inf Syst"},{"key":"4973_CR29","first-page":"13","volume":"42","author":"J M P Cardoso","year":"2010","unstructured":"Cardoso J M P, Diniz P C, Weinhardt M. Compiling for reconfigurable computing: a survey. ACM Comput Surv, 2010, 42: 13","journal-title":"ACM Comput Surv"},{"key":"4973_CR30","volume-title":"White Paper of Video Decoding on XPP-III","author":"PACT Inc.","year":"2006","unstructured":"PACT Inc. White Paper of Video Decoding on XPP-III. 2006"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-4973-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-013-4973-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-4973-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T15:37:54Z","timestamp":1559403474000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-013-4973-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,6]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2014,10]]}},"alternative-id":["4973"],"URL":"https:\/\/doi.org\/10.1007\/s11432-013-4973-8","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,6]]}}}