{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T21:40:32Z","timestamp":1689025232543},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2014,2,27]],"date-time":"2014-02-27T00:00:00Z","timestamp":1393459200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1007\/s11432-013-5051-y","type":"journal-article","created":{"date-parts":[[2014,2,28]],"date-time":"2014-02-28T15:01:05Z","timestamp":1393599665000},"page":"1-13","source":"Crossref","is-referenced-by-count":4,"title":["Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs"],"prefix":"10.1007","volume":"57","author":[{"given":"Kai","family":"Liao","sequence":"first","affiliation":[]},{"given":"XiaoXin","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Liao","sequence":"additional","affiliation":[]},{"given":"KaiSheng","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Di","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Li","sequence":"additional","affiliation":[]},{"given":"DunShan","family":"Yu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,2,27]]},"reference":[{"key":"5051_CR1","doi-asserted-by":"crossref","first-page":"1220","DOI":"10.1109\/JSSC.2010.2048730","volume":"45","author":"B R Zeydel","year":"2010","unstructured":"Zeydel B R, Baran D, Oklobdzija V G. Energy-efficient design methodologies: high-performance VLSI adders. IEEE J Solid-St Circ, 2010, 45: 1220\u20131233","journal-title":"IEEE J Solid-St Circ"},{"key":"5051_CR2","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1007\/978-3-642-24082-9_49","volume-title":"Convergence and Hybrid Information Technology","author":"X L Bai","year":"2011","unstructured":"Bai X L, Xu H, Huang M. Accuracy Analysis of Power Characterization and Modeling. In: Convergence and Hybrid Information Technology. Berlin\/Heidelberg: Springer, 2011. 399\u2013406"},{"key":"5051_CR3","volume-title":"CCS Power Technical White Paper: Version 3.0","author":"Synopsys Inc.","year":"2006","unstructured":"Synopsys Inc. CCS Power Technical White Paper: Version 3.0. 2006"},{"key":"5051_CR4","first-page":"94","volume-title":"Proceedings of IEEE Symposium on Low Power Electronics, Digest of Technical Papers, San Diego","author":"J S Denker","year":"1994","unstructured":"Denker J S. A review of adiabatic computing. In: Proceedings of IEEE Symposium on Low Power Electronics, Digest of Technical Papers, San Diego, 1994. 94\u201397"},{"key":"5051_CR5","doi-asserted-by":"crossref","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Y Moon","year":"1996","unstructured":"Moon Y, Jeong D K. An efficient charge recovery logic circuit. IEEE J Solid-St Circ, 1996, 31: 514\u2013522","journal-title":"IEEE J Solid-St Circ"},{"key":"5051_CR6","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/224081.224115","volume-title":"Proceedings of the 1995 International Symposium on Low Power Design, Dana Point","author":"A Kramer","year":"1995","unstructured":"Kramer A, Denker J S, Flower B, et al. 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits. In: Proceedings of the 1995 International Symposium on Low Power Design, Dana Point, 1995. 191\u2013196"},{"key":"5051_CR7","first-page":"842","volume":"44","author":"V G Oklobdzija","year":"1997","unstructured":"Oklobdzija V G, Maksimovic D, Lin F C. Pass-transistor adiabatic logic using single power-clock supply. IEEE Trans Circuits-II, 1997, 44: 842\u2013846","journal-title":"IEEE Trans Circuits-II"},{"key":"5051_CR8","first-page":"208","volume-title":"Proceedings of 14th Annual IEEE International ASIC\/SOC Conference, Arlington","author":"L Varga","year":"2001","unstructured":"Varga L, Kovacs F, Hosszu G. An improved pass-gate adiabatic logic. In: Proceedings of 14th Annual IEEE International ASIC\/SOC Conference, Arlington, 2001. 208\u2013211"},{"key":"5051_CR9","doi-asserted-by":"crossref","first-page":"1867","DOI":"10.1049\/el:19961272","volume":"32","author":"A Vetuli","year":"1996","unstructured":"Vetuli A, Pascoli S D, Reyneri L M. Positive feedback in adiabatic logic. Electron Lett, 1996, 32: 1867\u20131869","journal-title":"Electron Lett"},{"key":"5051_CR10","first-page":"370","volume-title":"Proceedings of 21st European Solid-State Circuits Conference, Lille","author":"D Maksimovic","year":"1995","unstructured":"Maksimovic D, Oklobdzija V G. Clocked CMOS adiabatic logic with single AC power supply. In: Proceedings of 21st European Solid-State Circuits Conference, Lille, 1995. 370\u2013373"},{"key":"5051_CR11","first-page":"1235","volume-title":"Proceedings of 5th International Conference on ASIC","author":"J P Hu","year":"2003","unstructured":"Hu J P, Cen L Z, Liu X. A new type of low-power adiabatic circuit with complementary pass-transistor logic. In: Proceedings of 5th International Conference on ASIC, 2003. 1235\u20131238"},{"key":"5051_CR12","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1166\/jolpe.2008.264","volume":"4","author":"V S K Bhaaskaran","year":"2008","unstructured":"Bhaaskaran V S K, Raina J P. Differential cascode adiabatic logic structure for low power. J Low Power Electron, 2008, 4: 178\u2013190","journal-title":"J Low Power Electron"},{"key":"5051_CR13","first-page":"68","volume":"36","author":"N S Kim","year":"2003","unstructured":"Kim N S, Austin T, Baauw D, et al. Leakage current: Moore\u2019s law meets static power. Comput, 2003, 36: 68\u201375","journal-title":"Comput"},{"key":"5051_CR14","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1109\/MDT.2007.111","volume":"24","author":"K K Kim","year":"2007","unstructured":"Kim K K, Kim Y B, Choi M, et al. Leakage minimization technique for nanoscale CMOS VLSI. IEEE Des Tes Comput, 2007, 24: 322\u2013330","journal-title":"IEEE Des Tes Comput"},{"key":"5051_CR15","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1145\/1146909.1147047","volume-title":"Proceedings of the 43rd Annual Design Automation Conference, San Francisco","author":"B Swahn","year":"2006","unstructured":"Swahn B, Hassoun S. Gate sizing: finFETs vs 32 nm bulk MOSFETs. In: Proceedings of the 43rd Annual Design Automation Conference, San Francisco, 2006. 528\u2013531"},{"key":"5051_CR16","first-page":"919","volume-title":"Proceedings of IEEE International Electron Devices Meeting, Washington","author":"Y K Choi","year":"1999","unstructured":"Choi Y K, Asano K, Lindert N, et al. Ultra-thin body SOI MOSFET for deep-sub-tenth micron era. In: Proceedings of IEEE International Electron Devices Meeting, Washington, 1999. 919\u2013921"},{"key":"5051_CR17","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/IEDM.2002.1175824","volume-title":"Proceedings of IEEE International Electron Devices Meeting, San Francisco","author":"J Kedzierski","year":"2002","unstructured":"Kedzierski J, Nowak E, Kanarsky T, et al. Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation. In: Proceedings of IEEE International Electron Devices Meeting, San Francisco, 2002. 247\u2013250"},{"key":"5051_CR18","doi-asserted-by":"crossref","first-page":"2320","DOI":"10.1109\/16.887014","volume":"47","author":"D Hisamoto","year":"2000","unstructured":"Hisamoto D, Lee W C, Kedzierski J, et al. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans Electron Dev, 2000, 47: 2320\u20132325","journal-title":"IEEE Trans Electron Dev"},{"key":"5051_CR19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-0445-3","volume-title":"Predictive Technology Model for Robust Nanoelectronic Design","author":"Y Cao","year":"2011","unstructured":"Cao Y. Predictive Technology Model for Robust Nanoelectronic Design. Springer US, 2011"},{"key":"5051_CR20","first-page":"207","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design, San Jose","author":"T J King","year":"2005","unstructured":"King T J. FinFETs for nanoscale CMOS digital integrated circuits. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design, San Jose, 2005. 207\u2013210"},{"key":"5051_CR21","first-page":"560","volume-title":"Proceedings of 25th International Conference on Computer Design, Lake Tahoe","author":"A Muttreja","year":"2007","unstructured":"Muttreja A, Agarwal N, Jha N K. CMOS logic design with independent-gate FinFETs. In: Proceedings of 25th International Conference on Computer Design, Lake Tahoe, 2007. 560\u2013567"},{"key":"5051_CR22","first-page":"201","volume-title":"Proceedings of the 47th Midwest Symposium on Circuits and Systems","author":"J P Hu","year":"2004","unstructured":"Hu J P, Zhang W J, Xu Y S. Complementary pass-transistor adiabatic logic and sequential circuits using three-phase power supply. In: Proceedings of the 47th Midwest Symposium on Circuits and Systems, 2004. 201\u2013204"},{"key":"5051_CR23","first-page":"1479","volume":"88","author":"J P Hu","year":"2005","unstructured":"Hu J P, Xu T F, Li H. A lower-power register file based on complementary pass-transistor adiabatic logic. IEICE Trans Inf Syst, 2005, 88: 1479\u20131485","journal-title":"IEICE Trans Inf Syst"},{"key":"5051_CR24","first-page":"2079","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro","author":"D Baccarin","year":"2011","unstructured":"Baccarin D, Esseni D, Alioto M. A novel back-biasing low-leakage technique for FinFET forced stacks. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro, 2011. 2079\u20132082"},{"key":"5051_CR25","doi-asserted-by":"crossref","first-page":"1467","DOI":"10.1109\/TVLSI.2011.2158614","volume":"20","author":"D Baccarin","year":"2012","unstructured":"Baccarin D, Esseni D, Alioto M. Mixed FBB\/RBB: a novel low-leakage technique for FinFET forced stacks. IEEE Trans VLSI Syst, 2012, 20: 1467\u20131472","journal-title":"IEEE Trans VLSI Syst"},{"key":"5051_CR26","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1016\/j.sse.2006.10.014","volume":"51","author":"V P Trivedi","year":"2007","unstructured":"Trivedi V P, Fossum J G, Zhang W M. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid State Electron, 2007, 51: 170\u2013178","journal-title":"Solid State Electron"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-5051-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-013-5051-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-013-5051-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T21:11:47Z","timestamp":1689023507000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-013-5051-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2,27]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,4]]}},"alternative-id":["5051"],"URL":"https:\/\/doi.org\/10.1007\/s11432-013-5051-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2,27]]}}}