{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T22:10:18Z","timestamp":1650147018528},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,9,11]],"date-time":"2014-09-11T00:00:00Z","timestamp":1410393600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1007\/s11432-014-5175-8","type":"journal-article","created":{"date-parts":[[2014,9,11]],"date-time":"2014-09-11T10:13:09Z","timestamp":1410430389000},"page":"1-15","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Improving multiprocessor performance with fine-grain coherence bypass"],"prefix":"10.1007","volume":"58","author":[{"given":"Hui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ZhongZhi","family":"Luan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"XueHai","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"DePei","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,9,11]]},"reference":[{"key":"5175_CR1","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MM.2009.30","volume":"29","author":"W W Hu","year":"2009","unstructured":"Hu W W, Wang J, Gao X, et al. Godson-3: a scalable multicore RISC processor with x86 emulation. IEEE Micro, 2009, 29: 17\u201329","journal-title":"IEEE Micro"},{"key":"5175_CR2","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/ISSCC.2011.5746226","volume-title":"Proceedings of the 58th IEEE International Solid-State Circuits Conference (ISSCC\u201911), San Francisco","author":"W W Hu","year":"2011","unstructured":"Hu W W, Wang R, Chen Y J, et al. Godson-3B: a 1 GHz 40 W 8-core 128 GFlops processor in 65 nm CMOS. In: Proceedings of the 58th IEEE International Solid-State Circuits Conference (ISSCC\u201911), San Francisco, 2011. 76\u201378"},{"key":"5175_CR3","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/1250662.1250670","volume-title":"Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA\u201907)","author":"M R Marty","year":"2007","unstructured":"Marty M R, Hill M D. Virtual hierarchies to support server consolidation. In: Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA\u201907). New York: ACM, 2007. 46\u201356"},{"key":"5175_CR4","first-page":"312","volume-title":"Proceedings of International Conference on Parallel Processing (ICPP\u201990)","author":"A Gupta","year":"1990","unstructured":"Gupta A, Weber W D, Mowry T. Reducing memory traffic requirements for scalable directory-based cache coherence schemes. In: Proceedings of International Conference on Parallel Processing (ICPP\u201990). New York: Springer, 1990. 312\u2013321"},{"key":"5175_CR5","volume-title":"Cache coherence techniques for multicore processors. Dissertation for the Doctoral Degree","author":"M R Marty","year":"2008","unstructured":"Marty M R. Cache coherence techniques for multicore processors. Dissertation for the Doctoral Degree. Madison: University of Wisconsin-Madison, 2008"},{"key":"5175_CR6","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1145\/1555754.1555779","volume-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA\u201909)","author":"N Hardavellas","year":"2009","unstructured":"Hardavellas N, Ferdman M, Falsafi B, et al. Reactive NUCA: near-optimal block placement and replication in distributed caches. In: Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA\u201909). New York: ACM, 2009. 184\u2013195"},{"key":"5175_CR7","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/PACT.2011.11","volume-title":"Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201911), Galveston","author":"H Hossain","year":"2011","unstructured":"Hossain H, Dwarkadas S, Huang M C. POPS: coherence protocol optimization for both private and shared data. In: Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201911), Galveston, 2011. 45\u201355"},{"key":"5175_CR8","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/PACT.2011.10","volume-title":"Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201911), Galveston","author":"H Z Zhao","year":"2011","unstructured":"Zhao H Z, Shriraman A, Dwarkadas S, et al. SPATL: honey, I shrunk the coherence directory. In: Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201911), Galveston, 2011. 33\u201344"},{"key":"5175_CR9","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1145\/1669112.1669166","volume-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909)","author":"J Zebchuk","year":"2009","unstructured":"Zebchuk J, Srinivasan V, Qureshi M K, et al. Tagless coherence directory. In: Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201909). New York: ACM, 2009. 423\u2013434"},{"key":"5175_CR10","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/PACT.2011.20","volume-title":"Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201911), Galveston","author":"Y R Zhang","year":"2011","unstructured":"Zhang Y R, Ding W, Liu J, et al. Optimizing data layouts for parallel computation on multicores. In: Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201911), Galveston, 2011. 143\u2013154"},{"key":"5175_CR11","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/2000064.2000076","volume-title":"Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA\u201911)","author":"B A Cuesta","year":"2011","unstructured":"Cuesta B A, Ros A, Gmez M F, et al. Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks. In: Proceedings of the 38th Annual International Symposium on Computer Architecture (ISCA\u201911). New York: ACM, 2011. 93\u2013104"},{"key":"5175_CR12","first-page":"246","volume-title":"Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA\u201905)","author":"J F Cantin","year":"2005","unstructured":"Cantin J F, Lipasti M H, Smith J E. Improving multiprocessor performance with coarse-grain coherence tracking. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA\u201905).New York: ACM, 2005. 246\u2013257"},{"key":"5175_CR13","first-page":"234","volume-title":"Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA\u201905)","author":"A Moshovos","year":"2005","unstructured":"Moshovos A. RegionScout: exploiting coarse grain sharing in snoop-based coherence. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA\u201905). New York: ACM, 2005. 234\u2013245"},{"key":"5175_CR14","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1109\/MICRO.2007.14","volume-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201907)","author":"J Zebchuk","year":"2007","unstructured":"Zebchuk J, Safi E, Moshovos A. A framework for coarse-grain optimizations in the on-chip memory hierarchy. In: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201907). Washington: IEEE Computer Society, 2007. 314\u2013327"},{"key":"5175_CR15","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1145\/1183401.1183438","volume-title":"Proceedings of the 20th Annual International Conference on Supercomputing (ICS\u201906)","author":"H Zeffer","year":"2006","unstructured":"Zeffer H, Radovi Z, Karlsson M, et al. TMA: a trap-based memory architecture. In: Proceedings of the 20th Annual International Conference on Supercomputing (ICS\u201906). New York: ACM, 2006. 259\u2013268"},{"key":"5175_CR16","first-page":"10","volume-title":"Proceedings of the 2007 ACM\/IEEE Conference on Supercomputing (SC\u201907)","author":"H Zeffer","year":"2007","unstructured":"Zeffer H, Hagersten E. A case for low-complexity MP architectures. In: Proceedings of the 2007 ACM\/IEEE Conference on Supercomputing (SC\u201907). New York: ACM, 2007. 10\u201316"},{"key":"5175_CR17","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA\u201995)","author":"S C Woo","year":"1995","unstructured":"Woo S C, Ohara M, Torrie E, et al. The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA\u201995). New York: ACM, 1995. 24\u201336"},{"key":"5175_CR18","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","volume-title":"Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201908), Toronto","author":"C Bienia","year":"2008","unstructured":"Bienia C, Kumar S, Singh J P, et al. The PARSEC benchmarks suite: Characterization and architectural implications. In: Proceedings of International Conference on Parallel Architectures and Compilation Techniques (PACT\u201908), Toronto, 2008. 72\u201381"},{"key":"5175_CR19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/HPCA.2012.6169043","volume-title":"Proceedings of the 18th IEEE International Symposium on High-Performance Computer Architecture (HPCA\u201912)","author":"T S Chen","year":"2012","unstructured":"Chen T S, Chen Y J, Guo Q, et al. Statistical performance comparisons of computers. In: Proceedings of the 18th IEEE International Symposium on High-Performance Computer Architecture (HPCA\u201912). Washington: IEEE Computer Society, 2012. 1\u201312"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5175-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-014-5175-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5175-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,16]],"date-time":"2022-04-16T21:34:56Z","timestamp":1650144896000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-014-5175-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,11]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1]]}},"alternative-id":["5175"],"URL":"https:\/\/doi.org\/10.1007\/s11432-014-5175-8","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,11]]}}}