{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,30]],"date-time":"2023-07-30T15:40:16Z","timestamp":1690731616838},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T00:00:00Z","timestamp":1417392000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1007\/s11432-014-5198-1","type":"journal-article","created":{"date-parts":[[2014,12,9]],"date-time":"2014-12-09T18:41:40Z","timestamp":1418150500000},"page":"1-14","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["MapReduce inspired loop mapping for coarse-grained reconfigurable architecture"],"prefix":"10.1007","volume":"57","author":[{"given":"ShouYi","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShengJia","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"LeiBo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShaoJun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,12,10]]},"reference":[{"key":"5198_CR1","first-page":"467","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications (FPL), Amsterdam","author":"M K A Ganesan","year":"2007","unstructured":"Ganesan M K A, Singh S, May F, et al. H.264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture. In: Proceedings of International Conference on Field Programmable Logic and Applications (FPL), Amsterdam, 2007. 467\u2013471"},{"key":"5198_CR2","first-page":"1","volume-title":"Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference(DAC), Austin","author":"D J Liu","year":"2013","unstructured":"Liu D J, Yin S Y, Liu L B, et al. Polyhedral model based mapping optimization of loop nests for CGRAs. In: Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference(DAC), Austin, 2013. 1\u20138"},{"key":"5198_CR3","first-page":"107","volume-title":"Proceedings of the 6th Conference on Symposium on Operating Systems Design & Implementation (OSDI), San Francisco","author":"J Dean","year":"2004","unstructured":"Dean J, Ghemawat S. MapReduce: simplified data processing on large clusters. In: Proceedings of the 6th Conference on Symposium on Operating Systems Design & Implementation (OSDI), San Francisco, 2004. 107\u2013113"},{"key":"5198_CR4","first-page":"2011","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems(ISCAS), Paris","author":"M Zhu","year":"2010","unstructured":"Zhu M, Liu L B, Yin S Y, et al. A reconfigurable multi-processor SoC for media applications. In: Proceedings of IEEE International Symposium on Circuits and Systems(ISCAS), Paris, 2010. 2011\u20132014"},{"key":"5198_CR5","doi-asserted-by":"crossref","first-page":"148a","DOI":"10.1109\/IPDPS.2005.119","volume-title":"Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Denver","author":"P Benoit","year":"2005","unstructured":"Benoit P, Torres L, Sassatelli G, et al. Automatic task scheduling\/loop unrolling using dedicated RTR controllers in coarse grain reconfigurable architectures. In: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS), Denver, 2005. 148a"},{"key":"5198_CR6","first-page":"167","volume-title":"Proceedigns of International Conference on Field Programmable Logic and Applications (FPL), Heidelberg","author":"O S Dragomir","year":"2008","unstructured":"Dragomir O S, Stefanov T, Bertels K. Loop unrolling and shifting for reconfigurable architectures. In: Proceedigns of International Conference on Field Programmable Logic and Applications (FPL), Heidelberg, 2008. 167\u2013172"},{"key":"5198_CR7","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1007\/978-3-540-78610-8_4","volume-title":"Proceedings of the 4th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications (ARC), London","author":"O S Dragomir","year":"2008","unstructured":"Dragomir O S, Moscu-Panainte E, Bertels K, et al. Optimal unroll factor for reconfigurable architectures. In: Proceedings of the 4th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications (ARC), London, 2008. 4\u201314"},{"key":"5198_CR8","doi-asserted-by":"crossref","first-page":"616","DOI":"10.1145\/309847.310010","volume-title":"Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference (DAC), New Orleans","author":"M Kaul","year":"1999","unstructured":"Kaul M, Vemuri R, Govindarajan S, et al. An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications. In: Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference (DAC), New Orleans, 1999. 616\u2013622"},{"key":"5198_CR9","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1145\/1454115.1454140","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto","author":"H Park","year":"2008","unstructured":"Park H, Fan K, Mahlke S A, et al. Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto, 2008. 166\u2013176"},{"key":"5198_CR10","first-page":"260","volume-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto","author":"B S He","year":"2008","unstructured":"He B S, Fang W B, Luo Q, et al. Mars: A MapReduce framework on graphics processors. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Toronto, 2008. 260\u2013269"},{"key":"5198_CR11","first-page":"149","volume-title":"Proceedings of the 16th International Symposium on Field-Programmable Custom Computing Machines (FCCM), Palo Alto","author":"J H Yeung","year":"2008","unstructured":"Yeung J H, Tsang C, Tsoi K, et al. Map-reduce as a programming model for custom computing machines. In: Proceedings of the 16th International Symposium on Field-Programmable Custom Computing Machines (FCCM), Palo Alto, 2008. 149\u2013159"},{"key":"5198_CR12","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/1723112.1723129","volume-title":"Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), Monterey","author":"Y Shan","year":"2010","unstructured":"Shan Y, Wang B, Yan J, et al. FPMR: MapReduce framework on FPGA. In: Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, 2010. 93\u2013102"},{"key":"5198_CR13","first-page":"215","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT), Sydney","author":"Q Liu","year":"2009","unstructured":"Liu Q, Todman T, Luk W, et al. Automatic optimisation of MapReduce designs by geometric programming. In: Proceedings of the International Conference on Field-Programmable Technology (FPT), Sydney, 2009. 215\u2013222"},{"key":"5198_CR14","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511804441","volume-title":"Convex Optimization","author":"S P Boyd","year":"2004","unstructured":"Boyd S P, Vandenberghe L. Convex Optimization. Cambridge: Cambridge University Press, 2004"},{"key":"5198_CR15","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1016\/S0377-0427(00)00433-7","volume":"124","author":"F A Potra","year":"2000","unstructured":"Potra F A, Wright S J. Interior-point methods. J Comput Appl Math, 2000, 124: 281\u2013302","journal-title":"J Comput Appl Math"},{"key":"5198_CR16","doi-asserted-by":"crossref","first-page":"1284","DOI":"10.1587\/transele.E92.C.1284","volume":"92","author":"C Y Yin","year":"2009","unstructured":"Yin C Y, Yin S Y, Liu L B, et al. Compiler framework for reconfigurable computing architecture. IEICE Trans Electron, 2009, 92: 1284\u20131290","journal-title":"IEICE Trans Electron"},{"key":"5198_CR17","volume-title":"Compiler for coarse-grained reconfigurable array processor","author":"Y H Zuo","year":"2008","unstructured":"Zuo Y H. Compiler for coarse-grained reconfigurable array processor. Dissertition for the Master Degree. Changsha: National University of Defense Technology, 2008"},{"key":"5198_CR18","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh H, Lee M H, Lu G, et al. MorphoSys: an integrated reconfigurable system for data-parallel computation-intensive applications. IEEE Trans Comput, 2000, 49: 465\u2013481","journal-title":"IEEE Trans Comput"},{"key":"5198_CR19","volume-title":"Fine- and Coarse-grain Reconfigurable Computing","author":"B Mei","year":"2008","unstructured":"Mei B, Berekovic M, Mignolet J, et al. Fine- and Coarse-grain Reconfigurable Computing. Berlin: Springer, 2008"},{"key":"5198_CR20","volume-title":"XPP technologies\u2014white paper of video decoding on XPP-III","author":"PACT company.","year":"2006","unstructured":"PACT company. XPP technologies\u2014white paper of video decoding on XPP-III, 2006"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5198-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-014-5198-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5198-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,30]],"date-time":"2023-07-30T15:07:50Z","timestamp":1690729670000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-014-5198-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":20,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2014,12]]}},"alternative-id":["5198"],"URL":"https:\/\/doi.org\/10.1007\/s11432-014-5198-1","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,12]]}}}