{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,23]],"date-time":"2022-04-23T16:10:43Z","timestamp":1650730243415},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2014,11,29]],"date-time":"2014-11-29T00:00:00Z","timestamp":1417219200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1007\/s11432-014-5210-9","type":"journal-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T14:36:46Z","timestamp":1417444606000},"page":"1-9","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Simulation study of N-hit SET variation in differential cascade voltage switch logical circuits"],"prefix":"10.1007","volume":"58","author":[{"given":"PengCheng","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ShuMing","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"JianJun","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ZhenYu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ZhengFa","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ChunMei","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"BiWei","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,11,29]]},"reference":[{"key":"5210_CR1","doi-asserted-by":"crossref","first-page":"2217","DOI":"10.1109\/23.659038","volume":"44","author":"M P Baze","year":"1997","unstructured":"Baze M P, Buchner S P. Attenuation of single event induced pulses in CMOS combinational logic. IEEE Trans Nucl Sci, 1997, 44: 2217\u20132223","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR2","doi-asserted-by":"crossref","first-page":"2338","DOI":"10.1109\/TNS.2007.910202","volume":"54","author":"V F Cavrois","year":"2007","unstructured":"Cavrois V F, Paillet P, McMorrow D, et al. New insights into single event transient propagation in chains of inverter-sevidence for propagation-induced pulse broadening. IEEE Trans Nucl Sci, 2007, 54: 2338\u20132346","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR3","doi-asserted-by":"crossref","first-page":"208501","DOI":"10.7498\/aps.62.208501","volume":"62","author":"J S Bi","year":"2013","unstructured":"Bi J S, Liu G, Luo J J, et al. Numerical simulation of single-event-transient effect on ultra-thin-body full-deleted silicon-on-insulator transistor based on 22 nm process node (in Chinese). Acta Phys Sinica, 2013, 62: 208501","journal-title":"Acta Phys Sinica"},{"key":"5210_CR4","doi-asserted-by":"crossref","first-page":"3050","DOI":"10.1109\/TNS.2009.2033689","volume":"56","author":"J R Ahlbin","year":"2009","unstructured":"Ahlbin J R, Massengill L W, Bhuva B L, et al. Single-event transient pulse quenching in advanced CMOS logic circuits. IEEE Trans Nucl Sci, 2009, 56: 3050\u20133056","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR5","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1007\/s11431-012-5070-8","volume":"56","author":"P Huang","year":"2013","unstructured":"Huang P, Chen S, Chen J, et al. Novel N-hit single event transient technique via open guard transistor in 65 nm bulk CMOS process. Sci China Tech Sci, 2013, 56: 271\u2013279","journal-title":"Sci China Tech Sci"},{"key":"5210_CR6","doi-asserted-by":"crossref","first-page":"2850","DOI":"10.1007\/s11434-014-0409-0","volume":"23","author":"P Huang","year":"2014","unstructured":"Huang P, Chen S, Liang Z, et al. Mirror image: newfangled cell-level layout technique for single-event transient mitigation. Chin Sci Bull, 2014, 23: 2850\u20132858","journal-title":"Chin Sci Bull"},{"key":"5210_CR7","doi-asserted-by":"crossref","first-page":"849","DOI":"10.1109\/TDMR.2014.2330841","volume":"14","author":"P Huang","year":"2014","unstructured":"Huang P, Chen S, Chen J, et al. Single event pulse broadening after narrowing effect in nano CMOS logic circuit. IEEE Trans Dev Mat Rel, 2014, 14: 849\u2013856","journal-title":"IEEE Trans Dev Mat Rel"},{"key":"5210_CR8","first-page":"16","volume-title":"Proceeding of IEEE International Solid State Circuits Conference","author":"L Heller","year":"1984","unstructured":"Heller L, Griffin W. Cascode voltage switch logic: a differential CMOS logic family. In: Proceeding of IEEE International Solid State Circuits Conference. New York: IEEE, 1984. 16\u201317"},{"key":"5210_CR9","doi-asserted-by":"crossref","first-page":"2510","DOI":"10.1109\/TNS.2005.860715","volume":"52","author":"M C Casey","year":"2005","unstructured":"Casey M C, Bhuva B L, Black J D, et al. HBD ssing cascode-voltage switch logic gates for SET tolerant digital designs. IEEE Trans Nucl Sci, 2005, 52: 2510\u20131515","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR10","doi-asserted-by":"crossref","first-page":"1987","DOI":"10.1109\/TNS.2009.2015663","volume":"56","author":"H Hatano","year":"2009","unstructured":"Hatano H. Single event effects on static and clocked cascade voltage switch logic (CVSL) circuits. IEEE Trans Nucl Sci, 2009, 56: 1987\u20131991","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR11","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/TDMR.2009.2019963","volume":"9","author":"O A Amusan","year":"2009","unstructured":"Amusan O A, Massengill L W, Baze M P, et al. Mitigation techniques for single-event-induced charge sharing in a 90-nm bulk CMOS process. IEEE Trans Dev Mat Rel, 2009, 9: 311\u2013317","journal-title":"IEEE Trans Dev Mat Rel"},{"key":"5210_CR12","doi-asserted-by":"crossref","first-page":"2468","DOI":"10.1109\/TNS.2007.908147","volume":"54","author":"G Gasiot","year":"2007","unstructured":"Gasiot G, Giot D, Roche P. Multiple cell upsets as the key contribution to the total SER of 65 nm CMOS SRAMs and its dependence on well engineering. IEEE Trans Nucl Sci, 2007, 54: 2468\u20132473","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR13","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MPOT.2011.943485","volume":"31","author":"S Selahattim","year":"2012","unstructured":"Selahattim S. Single-event soft errors in CMOS logic. IEEE Potentials, 2012, 31: 15\u201322","journal-title":"IEEE Potentials"},{"key":"5210_CR14","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1109\/TDSC.2004.14","volume":"1","author":"T Karnik","year":"2004","unstructured":"Karnik T, Hazucha P, Patel J. Characterization of soft errors caused by single event upsets in CMOS processes. IEEE Trans Dep Sec Com, 2004, 1: 128\u2013143","journal-title":"IEEE Trans Dep Sec Com"},{"key":"5210_CR15","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1109\/TDMR.2012.2227261","volume":"13","author":"J J Chen","year":"2013","unstructured":"Chen J J, Chen S M, He Y B, et al. Novel layout technique for single-event transient mitigation ssing dummy transistor. IEEE Trans Dev Mat Rel, 2013, 13: 177\u2013184","journal-title":"IEEE Trans Dev Mat Rel"},{"key":"5210_CR16","doi-asserted-by":"crossref","first-page":"2859","DOI":"10.1109\/TNS.2012.2212457","volume":"59","author":"J J Chen","year":"2012","unstructured":"Chen J J, Chen S M, He Y B, et al. Novel layout technique for N-hit single-event transient mitigation via source-extention. IEEE Trans Nucl Sci, 2012, 59: 2859\u20132866","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR17","first-page":"1","volume-title":"Proceedings of IEEE Nuclear and Space Radiation Effects Conference Short Course, Vancouer","author":"S P Buchner","year":"2001","unstructured":"Buchner S P, Baze M P. Single-event transients in fast electronic circuits. In: Proceedings of IEEE Nuclear and Space Radiation Effects Conference Short Course, Vancouer, 2001. 1\u2013105"},{"key":"5210_CR18","first-page":"3336","volume":"57","author":"B Narasimham","year":"2010","unstructured":"Narasimham B, Bhuva B L, Massengill L W, et al. Scaling trends in SET pulse widths in sub-100 nm bulk CMOS processes. IEEE Trans Nucl Sci, 2010, 57: 3336\u20133341","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR19","doi-asserted-by":"crossref","first-page":"2614","DOI":"10.1109\/TNS.2011.2171366","volume":"58","author":"N Gaspard","year":"2012","unstructured":"Gaspard N, Witulski A F, Atkinson N M, et al. Impact of well structure on single-event well potential modulation in bulk CMOS. IEEE Trans Nucl Sci, 2012, 58: 2614\u20132620","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR20","doi-asserted-by":"crossref","first-page":"2914","DOI":"10.1109\/TNS.2008.2006980","volume":"55","author":"S M Chen","year":"2008","unstructured":"Chen S M, Liang B, Liu B W, et al. Temperature dependence of digital SET pulse width in bulk and SOI technologies. IEEE Trans Nucl Sci, 2008, 55: 2914\u20132920","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR21","doi-asserted-by":"crossref","first-page":"3115","DOI":"10.1109\/TNS.2009.2034150","volume":"56","author":"M J Gadlage","year":"2009","unstructured":"Gadlage M J, Ahlbin J R, Ramachandran V, et al. Temperature dependence of digital single-event transients in bulk and fully-depleted SOI technologies. IEEE Trans Nucl Sci, 2009, 56: 3115\u20133121","journal-title":"IEEE Trans Nucl Sci"},{"key":"5210_CR22","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1016\/0038-1101(77)90054-5","volume":"20","author":"C Jacoboni","year":"1997","unstructured":"Jacoboni C, Canali C, Ottaviani G, et al. A review of some charge transport properties of silicon. Solid-State Electron, 1997, 20: 77","journal-title":"Solid-State Electron"},{"key":"5210_CR23","first-page":"21.5.1","volume-title":"Proceedings of International Electron Devices Meeting Technical Digest, Washington","author":"P Hazucha","year":"2003","unstructured":"Hazucha P, Karnik T, Maiz J, et al. Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-mm to 90-nm generation. In: Proceedings of International Electron Devices Meeting Technical Digest, Washington, 2003. 21.5.1\u201321.5.4"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5210-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-014-5210-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5210-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,23]],"date-time":"2022-04-23T15:57:58Z","timestamp":1650729478000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-014-5210-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11,29]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,2]]}},"alternative-id":["5210"],"URL":"https:\/\/doi.org\/10.1007\/s11432-014-5210-9","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,11,29]]}}}