{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T04:56:13Z","timestamp":1648702573515},"reference-count":12,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2015,2,12]],"date-time":"2015-02-12T00:00:00Z","timestamp":1423699200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1007\/s11432-014-5243-0","type":"journal-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T16:47:11Z","timestamp":1423673231000},"page":"1-8","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A 1G-cell floating-gate NOR flash memory in 65 nm technology with 100 ns random access time"],"prefix":"10.1007","volume":"58","author":[{"given":"LiFang","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"XueMei","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ZongLiang","family":"Huo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"LiYang","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,2,12]]},"reference":[{"key":"5243_CR1","first-page":"106","volume-title":"Proceedings of IEEE International Electron Devices Meeting (IEDM), San Francisco","author":"S Jayanti","year":"2010","unstructured":"Jayanti S, Yang X Y, Suri R, et al. Ultimate scalability of TaN metal floating gate with incorporation of high-K blocking dielectrics for flash memory applications. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), San Francisco, 2010. 106\u2013109"},{"key":"5243_CR2","doi-asserted-by":"crossref","first-page":"6304","DOI":"10.1143\/JJAP.47.6304","volume":"47","author":"Y M Cai","year":"2008","unstructured":"Cai Y M, Song Y H, Kwon W H, et al. A novel nody-tied fin field effect transistor flash memory structure with \u03bb-shaped floating gate for sub 45 nm NOR flash memory. Jpn J Appl Phys, 2008, 47: 6304\u20136306","journal-title":"Jpn J Appl Phys"},{"key":"5243_CR3","doi-asserted-by":"crossref","first-page":"1129","DOI":"10.1007\/s11432-011-4266-z","volume":"54","author":"N Xiao","year":"2011","unstructured":"Xiao N, Chen Z G, Liu F, et al. P3Stor: a parallel, durable flash-based SSD for enterprise-scale storage system. Sci China Inf Sci, 2011, 54: 1129\u20131141","journal-title":"Sci China Inf Sci"},{"key":"5243_CR4","first-page":"062402","volume":"57","author":"F Y Qiao","year":"2014","unstructured":"Qiao F Y, Pan L Y, Yu X, et al. Total ionizing radiation effects of 2-T SONOS for 130 nm\/4 Mb NOR flash memory technology. Sci China Inf Sci, 2014, 57: 062402","journal-title":"Sci China Inf Sci"},{"key":"5243_CR5","first-page":"433","volume-title":"Proceedings of IEEE International Conference on Network Infrastructure and Digital Content, Beijing","author":"H An","year":"2010","unstructured":"An H, Kim K, Jung S, et al. The threshold voltage fluctuation of one memory cell for the scaling-down NOR flash. In: Proceedings of IEEE International Conference on Network Infrastructure and Digital Content, Beijing, 2010. 433\u2013436"},{"key":"5243_CR6","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/TDMR.2009.2031171","volume":"10","author":"P P Ankolekar","year":"2010","unstructured":"Ankolekar P P, Isaac R, Bredow J W. Multibit error-correction methods for latency-constrained flash memory systems. IEEE Trans Dev Mat Rel, 2010, 10: 33\u201339","journal-title":"IEEE Trans Dev Mat Rel"},{"key":"5243_CR7","first-page":"81","volume-title":"Proceedings of International Symposium on VLSI Technology, Systems and Applications, Hsinchu","author":"R Fastow","year":"2008","unstructured":"Fastow R, Banerjee R, Bjeletich P, et al. A 45 nm NOR flash technology with self-aligned contacts and 0.024 \u03bcm2 cell size for multi-level applications. In: Proceedings of International Symposium on VLSI Technology, Systems and Applications, Hsinchu, 2008. 81\u201382"},{"key":"5243_CR8","first-page":"849","volume-title":"Proceedings of IEEE International Electron Devices Meeting, Washington D C","author":"G Sevalli","year":"2005","unstructured":"Sevalli G, Brazzelli D, Camerlenghi E, et al. A 65 nm NOR flash technology with 0.042 \u03bcm2 cell size for high performance multilevel application. In: Proceedings of IEEE International Electron Devices Meeting, Washington D C, 2005. 849\u2013852"},{"key":"5243_CR9","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/JSSC.2009.2014027","volume":"44","author":"K Takeuchi","year":"2009","unstructured":"Takeuchi K. Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30 nm low-power high-speed solid-state drives (SSD). IEEE J Solid-State Circuits, 2009, 44: 1227\u20131234","journal-title":"IEEE J Solid-State Circuits"},{"key":"5243_CR10","doi-asserted-by":"crossref","first-page":"1841","DOI":"10.1016\/j.sse.2005.10.018","volume":"49","author":"B Govoreanu","year":"2005","unstructured":"Govoreanu B, Brunco D P, Houdt J V. Scaling down the interpoly dielectric for next generation flash memory: challenges and opportunities. Solid-State Electron, 2005, 49: 1841\u20131848","journal-title":"Solid-State Electron"},{"key":"5243_CR11","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1109\/4.568831","volume":"32","author":"J K Kim","year":"1997","unstructured":"Kim J K, Sakui K, Lee S S, et al. A 120-mm 64-Mb NAND flash memory achieving 180 ns\/byte effective program speed. IEEE J Solid-State Circuits, 1997, 32: 670\u2013680","journal-title":"IEEE J Solid-State Circuits"},{"key":"5243_CR12","first-page":"626","volume-title":"Design of Analog CMOS Integrated Circuits","author":"B Razavi","year":"2001","unstructured":"Razavi B. Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill Higher Education Press, 2001. 626"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5243-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-014-5243-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5243-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T15:38:00Z","timestamp":1559403480000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-014-5243-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,12]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,4]]}},"alternative-id":["5243"],"URL":"https:\/\/doi.org\/10.1007\/s11432-014-5243-0","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2,12]]}}}