{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:04:00Z","timestamp":1760079840877},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2015,1,8]],"date-time":"2015-01-08T00:00:00Z","timestamp":1420675200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1007\/s11432-014-5245-y","type":"journal-article","created":{"date-parts":[[2015,1,7]],"date-time":"2015-01-07T22:49:29Z","timestamp":1420670969000},"page":"1-9","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling"],"prefix":"10.1007","volume":"58","author":[{"given":"GuangYi","family":"Lu","sequence":"first","affiliation":[]},{"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"LiZhong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Song","family":"Jia","sequence":"additional","affiliation":[]},{"given":"Xing","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,1,8]]},"reference":[{"key":"5245_CR1","doi-asserted-by":"crossref","DOI":"10.1002\/0470846054","volume-title":"ESD in Silicon Integrated Circuits","author":"A Amerasekera","year":"2002","unstructured":"Amerasekera A, Duvvury C, Anderson W, et al. ESD in Silicon Integrated Circuits. 2nd ed. Chichester: John Wiley & Sons, Ltd., 2002","edition":"2nd ed"},{"key":"5245_CR2","first-page":"720","volume-title":"Proceedings of IEEE International Conference on Nanotechnology, Portland","author":"M D Ker","year":"2011","unstructured":"Ker M D, Lin C Y. ESD protection consideration in nanoscale CMOS technology. In: Proceedings of IEEE International Conference on Nanotechnology, Portland, 2011. 720\u2013723"},{"key":"5245_CR3","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/6104.930960","volume":"24","author":"J E Barth","year":"2001","unstructured":"Barth J E, Verhaege K, Henry L G, et al. TLP calibration, correlation, standards, and newtechniques. IEEE Trans Electron Packag Manuf, 2001, 24: 99\u2013108","journal-title":"IEEE Trans Electron Packag Manuf"},{"key":"5245_CR4","first-page":"102401","volume":"56","author":"H X Liu","year":"2013","unstructured":"Liu H X, Yang Z N, Li L, et al. A novel ESD power supply clamp circuit with double pull-down paths. Sci China Inf Sci, 2013, 56: 102401","journal-title":"Sci China Inf Sci"},{"key":"5245_CR5","first-page":"029401","volume":"57","author":"P Zhang","year":"2014","unstructured":"Zhang P, Wang Y, Zhang X, et al. Novel silicon-controlled rectifier (SCR) for digital and high-voltage ESD power supply clamp. Sci China Inf Sci, 2014, 57: 029401","journal-title":"Sci China Inf Sci"},{"key":"5245_CR6","first-page":"330","volume-title":"Proceedings of EOS\/ESD Symposium, Orlando","author":"V Vashchenko","year":"1997","unstructured":"Vashchenko V, Martynov J, Sinkevitch V. Electrical filamentation in ggMOS protection structures. In: Proceedings of EOS\/ESD Symposium, Orlando, 1997. 330\u2013336"},{"key":"5245_CR7","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.1109\/TED.2005.848858","volume":"52","author":"J J Li","year":"2005","unstructured":"Li J J, Li H M, Barnes R, et al. Comprehensive study of drain breakdown in MOSFETs. IEEE Trans Electron Dev, 2005, 52: 1180\u20131186","journal-title":"IEEE Trans Electron Dev"},{"key":"5245_CR8","first-page":"61","volume-title":"Proceedings of EOS\/ESD Symposium, Portland","author":"V Vassilev","year":"2001","unstructured":"Vassilev V, Lorenzini M, Groeseneken G, et al. Analysis and improved compact modeling of the breakdown behavior of sub-0.25 micron ESD protection ggNMOS devices. In: Proceedings of EOS\/ESD Symposium, Portland, 2001. 61\u201369"},{"key":"5245_CR9","doi-asserted-by":"crossref","first-page":"2171","DOI":"10.1109\/TED.2002.805049","volume":"49","author":"K Oh","year":"2002","unstructured":"Oh K, Duvvury C, Banerjee K, et al. Analysis of nonuniform ESD current distribution in deep submicron NMOS transistors. IEEE Trans Electron Dev, 2002, 49: 2171\u20132182","journal-title":"IEEE Trans Electron Dev"},{"key":"5245_CR10","first-page":"1","volume-title":"Proceedings of EOS\/ESD Symposium, Tucson","author":"G Notermans","year":"2008","unstructured":"Notermans G, Smedes T, Mr\u010darica \u017d, et al. Gate oxide protection and ggNMOSTs in 65 nm. In: Proceedings of EOS\/ESD Symposium, Tucson, 2008. 1\u20138"},{"key":"5245_CR11","doi-asserted-by":"crossref","first-page":"486","DOI":"10.1109\/TSM.2003.815200","volume":"16","author":"T Y Chen","year":"2003","unstructured":"Chen T Y, Ker M D. Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process. IEEE Trans Semiconduct Manuf, 2003, 16: 486\u2013500","journal-title":"IEEE Trans Semiconduct Manuf"},{"key":"5245_CR12","first-page":"1","volume-title":"Proceedings of EOS\/ESD Symposium, Anaheim","author":"K Fukasaku","year":"2011","unstructured":"Fukasaku K, Yamazaki T, Kanno M. Origin of I t2 drop depending on process and layout with fully silicided ggMOS. In: Proceedings of EOS\/ESD Symposium, Anaheim, 2011. 1\u20136"},{"key":"5245_CR13","first-page":"1","volume-title":"Proceedings of EOS\/ESD Symposium, Las Vegas","author":"B Keppens","year":"2003","unstructured":"Keppens B, Mergens M, Armer J, et al. Active-area-segmentation (AAS) technique for compact, ESD robust, fully silicided NMOS design. In: Proceedings of EOS\/ESD Symposium, Las Vegas, 2003. 1\u20139"},{"key":"5245_CR14","first-page":"588","volume-title":"Proceedings of IEEE International Reliability Physics Symposium, Phoenix","author":"J H Lee","year":"2007","unstructured":"Lee J H, Wu Y H, Tang C H, et al. A simple and useful layout scheme to achieve uniform current distribution for multi-finger silicided grounded-gate NMOS. In: Proceedings of IEEE International Reliability Physics Symposium, Phoenix, 2007. 588\u2013589"},{"key":"5245_CR15","first-page":"1","volume-title":"Proceedings of EOS\/ESD Symposium, Portland","author":"M Mergens","year":"2001","unstructured":"Mergens M, Verhaege K, Russ C, et al. Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling. In: Proceedings of EOS\/ESD Symposium, Portland, 2001. 1\u201311"},{"key":"5245_CR16","first-page":"275","volume-title":"Proceedings of IEEE ASICON, Xiamen","author":"P Zhang","year":"2011","unstructured":"Zhang P, Wang Y, Jia S, et al. A novel multi-finger layout strategy for GGnMOS ESD protection device. In: Proceedings of IEEE ASICON, Xiamen, 2011. 275\u2013278"},{"key":"5245_CR17","first-page":"1","volume-title":"Proceedings of IEEE International Symposium on Physical and Failure Analysis of ICs, Singapore","author":"B Song","year":"2010","unstructured":"Song B, Han Y, Li M, et al. Design analysis of novel substrate-triggered GGNMOS in 65nm CMOS process. In: Proceedings of IEEE International Symposium on Physical and Failure Analysis of ICs, Singapore, 2010. 1\u20134"},{"key":"5245_CR18","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1049\/el.2010.0205","volume":"46","author":"B Song","year":"2010","unstructured":"Song B, Han Y, Li M, et al. Substrate-triggered GGNMOS in 65 nm CMOS process for ESD application. Electron Lett, 2010, 46: 518\u2013520","journal-title":"Electron Lett"},{"key":"5245_CR19","doi-asserted-by":"crossref","first-page":"2601","DOI":"10.1109\/JSSC.2006.883331","volume":"41","author":"M D Ker","year":"2006","unstructured":"Ker M D, Chen J H. Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices. IEEE J Solid-State Circuits, 2006, 41: 2601\u20132609","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5245-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-014-5245-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-014-5245-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T11:38:00Z","timestamp":1559389080000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-014-5245-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,8]]},"references-count":19,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,4]]}},"alternative-id":["5245"],"URL":"https:\/\/doi.org\/10.1007\/s11432-014-5245-y","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1,8]]}}}