{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T05:14:06Z","timestamp":1656652446286},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2016,6,7]],"date-time":"2016-06-07T00:00:00Z","timestamp":1465257600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Sci. China Inf. Sci."],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1007\/s11432-015-0471-4","type":"journal-article","created":{"date-parts":[[2016,6,7]],"date-time":"2016-06-07T11:18:02Z","timestamp":1465298282000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A yield-enhanced global optimization methodology for analog circuit based on extreme value theory"],"prefix":"10.1007","volume":"59","author":[{"given":"Minghua","family":"Li","sequence":"first","affiliation":[]},{"given":"Guanming","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Liuxi","family":"Qian","sequence":"additional","affiliation":[]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,6,7]]},"reference":[{"key":"471_CR1","unstructured":"Naviasky E, Nizic M. Mixed-signal design challenges and requirements. http:\/\/www.cadence.com\/rl\/Resources\/white papers\/mixed signal challenges wp.pdf"},{"key":"471_CR2","first-page":"578","volume":"1","author":"A Jafari","year":"2010","unstructured":"Jafari A, Zekri M, Sadri S, et al. Design of analog integrated circuits by using genetic algorithm. In: Proceedings of the 2nd International Conference on Computer Engineering and Applications (ICCEA), Bali Island, 2010. 1: 578\u2013581","journal-title":"Proceedings of the 2nd International Conference on Computer Engineering and Applications (ICCEA), Bali Island"},{"key":"471_CR3","first-page":"469","volume-title":"Proceedings of World Congress on Nature & Biologically Inspired Computing, Coimbatore","author":"S L Sabat","year":"2009","unstructured":"Sabat S L, Kumar K S, Udgata S K. Differential evolution and swarm intelligence techniques for analog circuit synthesis. In: Proceedings of World Congress on Nature & Biologically Inspired Computing, Coimbatore, 2009. 469\u2013474"},{"key":"471_CR4","first-page":"2273","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro","author":"M Razzaghpour","year":"2011","unstructured":"Razzaghpour M, Rusu A. Analog circuit optimization via a modified imperialist competitive algorithm. In: Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro, 2011. 2273\u20132276"},{"key":"471_CR5","first-page":"1","volume-title":"Proceedings of International Conference on Microelectronics (ICM), Hammamet","author":"M Kotti","year":"2011","unstructured":"Kotti M, Benhala B, Fakhfakh M, et al. Comparison between PSO and ACO techniques for analog circuit performance optimization. In: Proceedings of International Conference on Microelectronics (ICM), Hammamet, 2011. 1\u20136"},{"key":"471_CR6","doi-asserted-by":"crossref","first-page":"1535","DOI":"10.1109\/TCSI.2005.851718","volume":"52","author":"J Yuan","year":"2007","unstructured":"Yuan J, Farhat N, van der Spiegel J. GBOPCAD: a synthesis tool for high-performance gain-boosted opamp design. IEEE Trans Circ Syst I: Regular Papers, 2007, 52: 1535\u20131544","journal-title":"IEEE Trans Circ Syst I: Regular Papers"},{"key":"471_CR7","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/101.17235","volume":"5","author":"R A Rutenbar","year":"1989","unstructured":"Rutenbar R A. Simulated annealing algorithms: an overview. IEEE Circ Device Mag, 1989, 5: 19\u201326","journal-title":"IEEE Circ Device Mag"},{"key":"471_CR8","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1016\/j.vlsi.2009.09.001","volume":"43","author":"M Barros","year":"2010","unstructured":"Barros M, Guilherme J, Horta N. Analog circuits optimization based on evolutionary computation techniques. Integr VLSI J, 2010, 43: 136\u2013155","journal-title":"Integr VLSI J"},{"key":"471_CR9","first-page":"858","volume-title":"Proceedings of the 38th Annual Design Automation Conference. New York: ACM","author":"F Schenkel","year":"2001","unstructured":"Schenkel F, Pronath M, Zizala S, et al. Mismatch analysis and direct yield optimization by specwise linearization and feasibility-guided search. In: Proceedings of the 38th Annual Design Automation Conference. New York: ACM, 2001. 858\u2013863"},{"key":"471_CR10","first-page":"581","volume-title":"Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Paris","author":"R Schwencker","year":"2002","unstructured":"Schwencker R, Schenkel F, Pronath M, et al. Analog circuit sizing using adaptive worst-case parameter sets. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Paris, 2002. 581\u2013585"},{"key":"471_CR11","first-page":"12","volume-title":"Proceedings of the 13th International Symposium on Integrated Circuits (ISIC), Singapore","author":"M Pehl","year":"2011","unstructured":"Pehl M, Zwerger M, Graeb H. Variability-aware automated sizing of analog circuits considering discrete design parameters. In: Proceedings of the 13th International Symposium on Integrated Circuits (ISIC), Singapore, 2011. 12\u201314"},{"key":"471_CR12","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/EDTC.1994.326817","volume-title":"Proceedings of IEEE European Design and Test Conference, Paris","author":"Z Wang","year":"1994","unstructured":"Wang Z, Director S. An efficient yield optimization method using a two-step linear approximation of circuit performance. In: Proceedings of IEEE European Design and Test Conference, Paris, 1994. 567\u2013571"},{"key":"471_CR13","doi-asserted-by":"crossref","first-page":"793","DOI":"10.1109\/TCAD.2011.2106850","volume":"30","author":"B Liu","year":"2011","unstructured":"Liu B, Fernandez F V, Gielen G E. Efficient and accurate statistical analog yield optimization and variation-aware circuit sizing based on computational intelligence techniques. IEEE Trans Comput Aided Design Integr Circ Syst, 2011, 30: 793\u2013805","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"471_CR14","doi-asserted-by":"crossref","first-page":"1627","DOI":"10.1109\/TCAD.2009.2030351","volume":"28","author":"T McConaghy","year":"2009","unstructured":"McConaghy T, Gielen G. Globally reliable variation-aware sizing of analog integrated circuits via response surfaces and structural homotopy. IEEE Trans Comput Aided Design, 2009, 28: 1627\u20131640","journal-title":"IEEE Trans Comput Aided Design"},{"key":"471_CR15","first-page":"1","volume-title":"Proceedings of the 5th European Workshop on CMOS Variability (VARI), Palma de Mallorca","author":"E Afacan","year":"2014","unstructured":"Afacan E, Berkol G, Pusane A E, et al. Adaptive sized quasi-Monte Carlo based yield aware analog circuit optimization tool. In: Proceedings of the 5th European Workshop on CMOS Variability (VARI), Palma de Mallorca, 2014. 1\u20136"},{"key":"471_CR16","first-page":"308","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design. New York: ACM","author":"G Debyser","year":"1998","unstructured":"Debyser G, Gielen G. Efficient analog circuit synthesis with simultaneous yield and robustness optimization. In: Proceedings of IEEE\/ACM International Conference on Computer Aided Design. New York: ACM, 1998. 308\u2013311"},{"key":"471_CR17","doi-asserted-by":"crossref","first-page":"825","DOI":"10.1109\/43.856971","volume":"19","author":"T Mukherjee","year":"2000","unstructured":"Mukherjee T, Carley L, Rutenbar R. Efficient handling of operating range and manufacturing line variations in analog cell synthesis. IEEE Trans Comput Aided Design Integr Circ Syst, 2000, 19: 825\u2013839","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"471_CR18","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1109\/43.372370","volume":"14","author":"A Dharchoudhury","year":"1995","unstructured":"Dharchoudhury A, Kang S. Worst-case analysis and optimization of VLSI circuit performances. IEEE Trans Comput Aided Design Integr Circ Syst, 1995, 14: 481\u2013492","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"471_CR19","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TCAD.2006.882513","volume":"26","author":"X Li","year":"2007","unstructured":"Li X, Gopalakrishnan P, Xu Y, et al. Robust analog\/RF circuit design with projection-based performance modeling. IEEE Trans Comput Aided Design Integr Circ Syst, 2007, 26: 2\u201315","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"471_CR20","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/4.209985","volume":"28","author":"S Director","year":"1993","unstructured":"Director S, Feldmann P, Krishna K. Statistical integrated circuit design. IEEE J Solid-State Circ, 1993, 28: 193\u2013202","journal-title":"IEEE J Solid-State Circ"},{"key":"471_CR21","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/43.273749","volume":"13","author":"K Antreich","year":"1994","unstructured":"Antreich K, Graeb H, Wieser C. Circuit analysis and optimization driven by worst-case distances. IEEE Trans Comput Aided Design Integr Circ Syst, 1994, 13: 57\u201371","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"471_CR22","first-page":"800","volume-title":"Proceedings of IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Shanghai","author":"L X Qian","year":"2010","unstructured":"Qian L X, Zhou D, Wang S G, et al. Worst case analysis of linear analog circuit performance based on Kharitonov\u2019s rectangle. In: Proceedings of IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Shanghai, 2010. 800\u2013802"},{"key":"471_CR23","doi-asserted-by":"crossref","first-page":"310","DOI":"10.1145\/2024724.2024799","volume-title":"Proceedings of the 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). New York: ACM","author":"Z Hao","year":"2011","unstructured":"Hao Z, Tan X D, Shen R, et al. Performance bound analysis of analog circuits considering process variations. In: Proceedings of the 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC). New York: ACM, 2011. 310\u2013315"},{"key":"471_CR24","first-page":"761","volume-title":"Proceedings of 18th Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama","author":"X Liu","year":"2013","unstructured":"Liu X, Palma-Rodriguez A A, Rodriguez-Chavez S, et al. Performance bound and yield analysis for analog circuits under process variations. In: Proceedings of 18th Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, 2013. 761\u2013766"},{"key":"471_CR25","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1109\/TCSII.2012.2190872","volume":"59","author":"P Kuo","year":"2012","unstructured":"Kuo P, Saibua S, Huang G, et al. An efficient method for evaluating analog circuit performance bounds under process variations. IEEE Trans Circ Syst-II, 2012, 59: 351\u2013355","journal-title":"IEEE Trans Circ Syst-II"},{"key":"471_CR26","first-page":"1511","volume":"60","author":"G Huang","year":"2013","unstructured":"Huang G, Qian L, Saibua S, et al. An efficient optimization based method to evaluate the DRV of SRAM cells. IEEE Trans Circ Syst I, 2013, 60: 1511\u20131520","journal-title":"IEEE Trans Circ Syst I"},{"key":"471_CR27","first-page":"31","volume-title":"Proceedings of the 43rd annual Design Automation Conference. New York: ACM","author":"S K Tiwary","year":"2006","unstructured":"Tiwary S K, Tiwary P K, Rutenbar R A. Generation of yield aware Pareto surfaces for hierarchical circuit design space exploration. In: Proceedings of the 43rd annual Design Automation Conference. New York: ACM, 2006. 31\u201336"},{"key":"471_CR28","doi-asserted-by":"crossref","first-page":"1763","DOI":"10.1109\/TCAD.2010.2062750","volume":"29","author":"A Singhee","year":"2010","unstructured":"Singhee A, Rutenbar R A. Why quasi-Monte Carlo is better than Monte Carlo or latin hypercube sampling for statistical circuit analysis. IEEE Trans Comput Aided Design Integr Circ Syst, 2010, 29: 1763\u20131776","journal-title":"IEEE Trans Comput Aided Design Integr Circ Syst"},{"key":"471_CR29","unstructured":"Wikipedia. Newton\u2019s method. http:\/\/en.wikipedia.org\/wiki\/Newton\u2019s method"},{"key":"471_CR30","unstructured":"Schittkowski K. NLPQLP: a new Fortran implementation of a sequential quadratic programming algorithm for parallel computing. http:\/\/tomopt.com\/docs\/nlpqlp.pdf"},{"key":"471_CR31","first-page":"15","volume-title":"Computational Mathematical Programming. Berlin: Springer","author":"J Stoer","year":"1985","unstructured":"Stoer J. Foundations of recursive quadratic programming methods for solving nonlinear programs. In: Computational Mathematical Programming. Berlin: Springer, 1985. 15"},{"key":"471_CR32","volume-title":"Numerical Optimization","author":"J Nocedal","year":"2006","unstructured":"Nocedal J, Wright S J. Numerical Optimization. 2nd ed. Berlin: Springer, 2006"},{"key":"471_CR33","volume-title":"Analog Design Centering and Sizing","author":"H Graeb","year":"2007","unstructured":"Graeb H. Analog Design Centering and Sizing. Berlin: Springer, 2007"},{"key":"471_CR34","first-page":"1","volume-title":"Proceedings of the 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Grenoble","author":"E Afacan","year":"2014","unstructured":"Afacan E, Berkol G, Baskaya F, et al. Sensitivity based methodologies for process variation aware analog IC optimization. In: Proceedings of the 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Grenoble, 2014. 1\u20134"},{"key":"471_CR35","first-page":"1","volume-title":"Proceedings of the 5th European Workshop on CMOS Variability (VARI), Palma de Mallorca","author":"E Afacan","year":"2014","unstructured":"Afacan E, Berkol G, Pusane A E, et al. Adaptive sized quasi-Monte Carlo based yield aware analog circuit optimization tool. In: Proceedings of the 5th European Workshop on CMOS Variability (VARI), Palma de Mallorca, 2014. 1\u20136"},{"key":"471_CR36","doi-asserted-by":"crossref","DOI":"10.1142\/p191","volume-title":"Extreme Value Distributions: Theory and Applications","author":"S Kotz","year":"2000","unstructured":"Kotz S, Nadarajah S. Extreme Value Distributions: Theory and Applications. London: Imperial College Press, 2000"},{"key":"471_CR37","unstructured":"The Mathworks Inc. Generalized Extreme Value Distribution. http:\/\/www.mathworks.com\/help\/stats\/generalizedextreme- value-distribution.html"},{"key":"471_CR38","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/43.992765","volume":"21","author":"N E Evmorfopoulos","year":"2002","unstructured":"Evmorfopoulos N E, Stamoulis G I, Avaritsiotis J N. A Monte Carlo approach for maximum power estimation based on extreme value theory. IEEE Trans CAD, 2002, 21: 4","journal-title":"IEEE Trans CAD"},{"key":"471_CR39","unstructured":"Sheppard M. Fit all valid parametric probability distributions to data. http:\/\/www.mathworks.com\/matlabcentral\/fileexchange\/34943-fit-all-valid-parametric-probability-distributions-to-data\/content\/allfitdist.m"}],"container-title":["Science China Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-0471-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11432-015-0471-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11432-015-0471-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T04:52:20Z","timestamp":1656651140000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11432-015-0471-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,7]]},"references-count":39,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2016,8]]}},"alternative-id":["471"],"URL":"https:\/\/doi.org\/10.1007\/s11432-015-0471-4","relation":{},"ISSN":["1674-733X","1869-1919"],"issn-type":[{"value":"1674-733X","type":"print"},{"value":"1869-1919","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6,7]]},"article-number":"082401"}}